Home
last modified time | relevance | path

Searched refs:CLEAR0 (Results 1 – 2 of 2) sorted by relevance

/linux-6.12.1/arch/mips/loongson64/
Dsmp.c226 (SMP_CORE_GROUP0_BASE + SMP_CORE0_OFFSET + CLEAR0); in ipi_clear0_regs_init()
228 (SMP_CORE_GROUP0_BASE + SMP_CORE1_OFFSET + CLEAR0); in ipi_clear0_regs_init()
230 (SMP_CORE_GROUP0_BASE + SMP_CORE2_OFFSET + CLEAR0); in ipi_clear0_regs_init()
232 (SMP_CORE_GROUP0_BASE + SMP_CORE3_OFFSET + CLEAR0); in ipi_clear0_regs_init()
234 (SMP_CORE_GROUP1_BASE + SMP_CORE0_OFFSET + CLEAR0); in ipi_clear0_regs_init()
236 (SMP_CORE_GROUP1_BASE + SMP_CORE1_OFFSET + CLEAR0); in ipi_clear0_regs_init()
238 (SMP_CORE_GROUP1_BASE + SMP_CORE2_OFFSET + CLEAR0); in ipi_clear0_regs_init()
240 (SMP_CORE_GROUP1_BASE + SMP_CORE3_OFFSET + CLEAR0); in ipi_clear0_regs_init()
242 (SMP_CORE_GROUP2_BASE + SMP_CORE0_OFFSET + CLEAR0); in ipi_clear0_regs_init()
244 (SMP_CORE_GROUP2_BASE + SMP_CORE1_OFFSET + CLEAR0); in ipi_clear0_regs_init()
[all …]
Dsmp.h24 #define CLEAR0 0x0c macro