/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_top/ |
D | dml2_top_optimization.c | 251 l->uclk_pstate.init_params.instance = ¶ms->dml->pmo_instance; in dml2_top_optimization_init_function_uclk_pstate() 252 l->uclk_pstate.init_params.base_display_config = params->display_config; in dml2_top_optimization_init_function_uclk_pstate() 254 return params->dml->pmo_instance.init_for_uclk_pstate(&l->uclk_pstate.init_params); in dml2_top_optimization_init_function_uclk_pstate() 261 l->uclk_pstate.test_params.instance = ¶ms->dml->pmo_instance; in dml2_top_optimization_test_function_uclk_pstate() 262 l->uclk_pstate.test_params.base_display_config = params->display_config; in dml2_top_optimization_test_function_uclk_pstate() 264 return params->dml->pmo_instance.test_for_uclk_pstate(&l->uclk_pstate.test_params); in dml2_top_optimization_test_function_uclk_pstate() 271 l->uclk_pstate.optimize_params.instance = ¶ms->dml->pmo_instance; in dml2_top_optimization_optimize_function_uclk_pstate() 272 l->uclk_pstate.optimize_params.base_display_config = params->display_config; in dml2_top_optimization_optimize_function_uclk_pstate() 273 l->uclk_pstate.optimize_params.optimized_display_config = params->optimized_display_config; in dml2_top_optimization_optimize_function_uclk_pstate() 274 l->uclk_pstate.optimize_params.last_candidate_failed = !params->last_candidate_supported; in dml2_top_optimization_optimize_function_uclk_pstate() [all …]
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hubbub/dcn401/ |
D | dcn401_hubbub.c | 295 if (safe_to_lower || watermarks->dcn4x.a.uclk_pstate in hubbub401_program_pstate_watermarks() 296 > hubbub2->watermarks.dcn4x.a.uclk_pstate) { in hubbub401_program_pstate_watermarks() 297 hubbub2->watermarks.dcn4x.a.uclk_pstate = in hubbub401_program_pstate_watermarks() 298 watermarks->dcn4x.a.uclk_pstate; in hubbub401_program_pstate_watermarks() 300 DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_A, watermarks->dcn4x.a.uclk_pstate); in hubbub401_program_pstate_watermarks() 303 watermarks->dcn4x.a.uclk_pstate, watermarks->dcn4x.a.uclk_pstate); in hubbub401_program_pstate_watermarks() 304 } else if (watermarks->dcn4x.a.uclk_pstate in hubbub401_program_pstate_watermarks() 305 < hubbub2->watermarks.dcn4x.a.uclk_pstate) in hubbub401_program_pstate_watermarks() 309 if (safe_to_lower || watermarks->dcn4x.b.uclk_pstate in hubbub401_program_pstate_watermarks() 310 > hubbub2->watermarks.dcn4x.b.uclk_pstate) { in hubbub401_program_pstate_watermarks() [all …]
|
/linux-6.12.1/drivers/gpu/drm/amd/pm/swsmu/smu13/ |
D | smu_v13_0_6_ppt.c | 885 pstate_table->uclk_pstate.min = mem_table->min; in smu_v13_0_6_populate_umd_state_clk() 886 pstate_table->uclk_pstate.peak = mem_table->max; in smu_v13_0_6_populate_umd_state_clk() 887 pstate_table->uclk_pstate.curr.min = mem_table->min; in smu_v13_0_6_populate_umd_state_clk() 888 pstate_table->uclk_pstate.curr.max = mem_table->max; in smu_v13_0_6_populate_umd_state_clk() 900 pstate_table->uclk_pstate.standard = in smu_v13_0_6_populate_umd_state_clk() 907 pstate_table->uclk_pstate.standard = in smu_v13_0_6_populate_umd_state_clk() 908 pstate_table->uclk_pstate.min; in smu_v13_0_6_populate_umd_state_clk() 1183 pstate_table->uclk_pstate.curr.min, in smu_v13_0_6_print_clk_levels() 1184 pstate_table->uclk_pstate.curr.max); in smu_v13_0_6_print_clk_levels() 1739 if (uclk_table->max != pstate_table->uclk_pstate.curr.max) { in smu_v13_0_6_set_performance_level() [all …]
|
D | aldebaran_ppt.c | 555 pstate_table->uclk_pstate.min = mem_table->min; in aldebaran_populate_umd_state_clk() 556 pstate_table->uclk_pstate.peak = mem_table->max; in aldebaran_populate_umd_state_clk() 557 pstate_table->uclk_pstate.curr.min = mem_table->min; in aldebaran_populate_umd_state_clk() 558 pstate_table->uclk_pstate.curr.max = mem_table->max; in aldebaran_populate_umd_state_clk() 570 pstate_table->uclk_pstate.standard = in aldebaran_populate_umd_state_clk() 577 pstate_table->uclk_pstate.standard = in aldebaran_populate_umd_state_clk() 578 pstate_table->uclk_pstate.min; in aldebaran_populate_umd_state_clk() 832 pstate_table->uclk_pstate.curr.min, in aldebaran_emit_clk_levels() 833 pstate_table->uclk_pstate.curr.max); in aldebaran_emit_clk_levels()
|
D | smu_v13_0.c | 1745 mclk_min = mclk_max = pstate_table->uclk_pstate.standard; in smu_v13_0_set_performance_level() 1755 mclk_min = mclk_max = pstate_table->uclk_pstate.min; in smu_v13_0_set_performance_level() 1759 mclk_min = mclk_max = pstate_table->uclk_pstate.peak; in smu_v13_0_set_performance_level() 1805 pstate_table->uclk_pstate.curr.min = mclk_min; in smu_v13_0_set_performance_level() 1806 pstate_table->uclk_pstate.curr.max = mclk_max; in smu_v13_0_set_performance_level()
|
D | smu_v13_0_7_ppt.c | 2231 pstate_table->uclk_pstate.min = mem_table->min; in smu_v13_0_7_populate_umd_state_clk() 2232 pstate_table->uclk_pstate.peak = mem_table->max; in smu_v13_0_7_populate_umd_state_clk() 2251 pstate_table->uclk_pstate.standard = mem_table->max; in smu_v13_0_7_populate_umd_state_clk()
|
D | smu_v13_0_0_ppt.c | 2247 pstate_table->uclk_pstate.min = mem_table->min; in smu_v13_0_0_populate_umd_state_clk() 2248 pstate_table->uclk_pstate.peak = mem_table->max; in smu_v13_0_0_populate_umd_state_clk() 2267 pstate_table->uclk_pstate.standard = mem_table->max; in smu_v13_0_0_populate_umd_state_clk()
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/inc/ |
D | dml2_internal_shared_types.h | 823 } uclk_pstate; member 845 } uclk_pstate; member 862 } uclk_pstate; member
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/ |
D | dml_top_dchub_registers.h | 158 uint32_t uclk_pstate; member
|
D | dml_top_display_cfg_types.h | 418 enum dml2_twait_budgeting_setting uclk_pstate; member
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_pmo/ |
D | dml2_pmo_dcn3.c | 545 …stream_descriptor->overrides.hw.twait_budgeting.uclk_pstate == dml2_twait_budgeting_setting_if_nee… in pmo_dcn3_init_for_pstate_support() 548 …if (stream_descriptor->overrides.hw.twait_budgeting.uclk_pstate == dml2_twait_budgeting_setting_tr… in pmo_dcn3_init_for_pstate_support()
|
/linux-6.12.1/drivers/gpu/drm/amd/pm/swsmu/smu14/ |
D | smu_v14_0.c | 1239 mclk_min = mclk_max = pstate_table->uclk_pstate.standard; in smu_v14_0_set_performance_level() 1249 mclk_min = mclk_max = pstate_table->uclk_pstate.min; in smu_v14_0_set_performance_level() 1253 mclk_min = mclk_max = pstate_table->uclk_pstate.peak; in smu_v14_0_set_performance_level() 1287 pstate_table->uclk_pstate.curr.min = mclk_min; in smu_v14_0_set_performance_level() 1288 pstate_table->uclk_pstate.curr.max = mclk_max; in smu_v14_0_set_performance_level()
|
D | smu_v14_0_2_ppt.c | 1571 pstate_table->uclk_pstate.min = mem_table->min; in smu_v14_0_2_populate_umd_state_clk() 1572 pstate_table->uclk_pstate.peak = mem_table->max; in smu_v14_0_2_populate_umd_state_clk() 1591 pstate_table->uclk_pstate.standard = mem_table->max; in smu_v14_0_2_populate_umd_state_clk()
|
/linux-6.12.1/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
D | arcturus_ppt.c | 587 pstate_table->uclk_pstate.min = mem_table->min; in arcturus_populate_umd_state_clk() 588 pstate_table->uclk_pstate.peak = mem_table->max; in arcturus_populate_umd_state_clk() 598 pstate_table->uclk_pstate.standard = in arcturus_populate_umd_state_clk() 605 pstate_table->uclk_pstate.standard = in arcturus_populate_umd_state_clk() 606 pstate_table->uclk_pstate.min; in arcturus_populate_umd_state_clk()
|
D | smu_v11_0.c | 1879 mclk_min = mclk_max = pstate_table->uclk_pstate.standard; in smu_v11_0_set_performance_level() 1886 mclk_min = mclk_max = pstate_table->uclk_pstate.min; in smu_v11_0_set_performance_level() 1890 mclk_min = mclk_max = pstate_table->uclk_pstate.peak; in smu_v11_0_set_performance_level()
|
D | navi10_ppt.c | 1771 pstate_table->uclk_pstate.min = mem_table->min; in navi10_populate_umd_state_clk() 1772 pstate_table->uclk_pstate.peak = mem_table->max; in navi10_populate_umd_state_clk() 1782 pstate_table->uclk_pstate.standard = in navi10_populate_umd_state_clk() 1789 pstate_table->uclk_pstate.standard = in navi10_populate_umd_state_clk() 1790 pstate_table->uclk_pstate.min; in navi10_populate_umd_state_clk()
|
D | sienna_cichlid_ppt.c | 1504 pstate_table->uclk_pstate.min = mem_table->min; in sienna_cichlid_populate_umd_state_clk() 1505 pstate_table->uclk_pstate.peak = mem_table->max; in sienna_cichlid_populate_umd_state_clk() 1514 pstate_table->uclk_pstate.standard = SIENNA_CICHLID_UMD_PSTATE_PROFILING_MEMCLK; in sienna_cichlid_populate_umd_state_clk() 1519 pstate_table->uclk_pstate.standard = DIMGREY_CAVEFISH_UMD_PSTATE_PROFILING_MEMCLK; in sienna_cichlid_populate_umd_state_clk() 1524 pstate_table->uclk_pstate.standard = BEIGE_GOBY_UMD_PSTATE_PROFILING_MEMCLK; in sienna_cichlid_populate_umd_state_clk()
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_dpmm/ |
D | dml2_dpmm_dcn4.c | 715 …dchubbub_regs->wm_regs[DML2_DCHUB_WATERMARK_SET_A].uclk_pstate = (int unsigned)(mode_lib->mp.Water… in dpmm_dcn4_map_watermarks() 729 …dchubbub_regs->wm_regs[DML2_DCHUB_WATERMARK_SET_B].uclk_pstate = (int unsigned)(mode_lib->mp.Water… in dpmm_dcn4_map_watermarks()
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/ |
D | dml21_translation_helper.c | 980 …eam_descriptors[disp_cfg_stream_location].overrides.hw.twait_budgeting.uclk_pstate = dml2_twait_bu… in dml21_map_dc_state_into_dml_display_cfg() 1056 …tx->v21.mode_programming.programming->global_regs.wm_regs[reg_set_idx].uclk_pstate / refclk_freq_i… in dml21_extract_legacy_watermark_set()
|
/linux-6.12.1/drivers/gpu/drm/amd/pm/swsmu/inc/ |
D | amdgpu_smu.h | 475 struct pstates_clk_freq uclk_pstate; member
|
/linux-6.12.1/drivers/gpu/drm/amd/pm/swsmu/ |
D | amdgpu_smu.c | 2968 *((uint32_t *)data) = pstate_table->uclk_pstate.standard * 100; in smu_read_sensor() 2976 *((uint32_t *)data) = pstate_table->uclk_pstate.peak * 100; in smu_read_sensor()
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/ |
D | dml2_core_shared.c | 11434 …wm_regs->uclk_pstate = (int unsigned)(mode_lib->mp.Watermark.DRAMClockChangeWatermark * refclk_fre… in rq_dlg_get_wm_regs()
|
D | dml2_core_dcn4_calcs.c | 11740 …wm_regs->uclk_pstate = (int unsigned)(mode_lib->mp.Watermark.DRAMClockChangeWatermark * refclk_fre… in rq_dlg_get_wm_regs()
|