Home
last modified time | relevance | path

Searched refs:ucRefClkSource (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Datombios_encoders.c937 args.v3.acConfig.ucRefClkSource = 2; /* external src */ in amdgpu_atombios_encoder_setup_dig_transmitter()
939 args.v3.acConfig.ucRefClkSource = pll_id; in amdgpu_atombios_encoder_setup_dig_transmitter()
997 args.v4.acConfig.ucRefClkSource = ENCODER_REFCLK_SRC_EXTCLK; in amdgpu_atombios_encoder_setup_dig_transmitter()
999 args.v4.acConfig.ucRefClkSource = ENCODER_REFCLK_SRC_DCPLL; in amdgpu_atombios_encoder_setup_dig_transmitter()
1001 args.v4.acConfig.ucRefClkSource = pll_id; in amdgpu_atombios_encoder_setup_dig_transmitter()
/linux-6.12.1/drivers/gpu/drm/radeon/
Datombios_encoders.c1210 args.v3.acConfig.ucRefClkSource = 2; /* external src */ in atombios_dig_transmitter_setup2()
1212 args.v3.acConfig.ucRefClkSource = pll_id; in atombios_dig_transmitter_setup2()
1270 args.v4.acConfig.ucRefClkSource = ENCODER_REFCLK_SRC_EXTCLK; in atombios_dig_transmitter_setup2()
1272 args.v4.acConfig.ucRefClkSource = ENCODER_REFCLK_SRC_DCPLL; in atombios_dig_transmitter_setup2()
1274 args.v4.acConfig.ucRefClkSource = pll_id; in atombios_dig_transmitter_setup2()
Datombios.h1095 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, EXT_CLK=2 member
1107 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, EXT_CLK=2
1191 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, DCPLL=2, EXT_CLK=3 <= New member
1203 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, DCPLL=2, EXT_CLK=3 <= New
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/bios/
Dcommand_table.c675 params.acConfig.ucRefClkSource = (uint8_t)pll_id; in transmitter_control_v3()
799 params.acConfig.ucRefClkSource = (uint8_t)(ref_clk_src_id); in transmitter_control_v4()
/linux-6.12.1/drivers/gpu/drm/amd/include/
Datombios.h1301 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, EXT_CLK=2 member
1313 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, EXT_CLK=2
1397 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, DCPLL=2, EXT_CLK=3 <= New member
1409 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, DCPLL=2, EXT_CLK=3 <= New