Home
last modified time | relevance | path

Searched refs:ttu_regs (Results 1 – 25 of 36) sorted by relevance

12

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/
Ddisplay_rq_dlg_helpers.c328 …ttu_regs_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_ttu_regs_st *ttu_regs) in print__ttu_regs_st() argument
334 ttu_regs->qos_level_low_wm); in print__ttu_regs_st()
337 ttu_regs->qos_level_high_wm); in print__ttu_regs_st()
340 ttu_regs->min_ttu_vblank); in print__ttu_regs_st()
343 ttu_regs->qos_level_flip); in print__ttu_regs_st()
346 ttu_regs->refcyc_per_req_delivery_pre_l); in print__ttu_regs_st()
349 ttu_regs->refcyc_per_req_delivery_l); in print__ttu_regs_st()
352 ttu_regs->refcyc_per_req_delivery_pre_c); in print__ttu_regs_st()
355 ttu_regs->refcyc_per_req_delivery_c); in print__ttu_regs_st()
358 ttu_regs->refcyc_per_req_delivery_cur0); in print__ttu_regs_st()
[all …]
Ddisplay_mode_lib.h54 display_ttu_regs_st *ttu_regs,
72 display_ttu_regs_st *ttu_regs,
Ddml1_display_rq_dlg_calc.h57 struct _vcs_dpi_display_ttu_regs_st *ttu_regs,
Ddisplay_rq_dlg_helpers.h44 …tu_regs_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_ttu_regs_st *ttu_regs);
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn32/
Ddisplay_rq_dlg_calc_32.c208 display_ttu_regs_st *ttu_regs, in dml32_rq_dlg_get_dlg_reg() argument
267 memset(ttu_regs, 0, sizeof(*ttu_regs)); in dml32_rq_dlg_get_dlg_reg()
532ttu_regs->refcyc_per_req_delivery_pre_l = (unsigned int) (refcyc_per_req_delivery_pre_l * dml_pow(… in dml32_rq_dlg_get_dlg_reg()
533 ttu_regs->refcyc_per_req_delivery_l = (unsigned int) (refcyc_per_req_delivery_l * dml_pow(2, 10)); in dml32_rq_dlg_get_dlg_reg()
534ttu_regs->refcyc_per_req_delivery_pre_c = (unsigned int) (refcyc_per_req_delivery_pre_c * dml_pow(… in dml32_rq_dlg_get_dlg_reg()
535 ttu_regs->refcyc_per_req_delivery_c = (unsigned int) (refcyc_per_req_delivery_c * dml_pow(2, 10)); in dml32_rq_dlg_get_dlg_reg()
536 ttu_regs->refcyc_per_req_delivery_pre_cur0 = in dml32_rq_dlg_get_dlg_reg()
538ttu_regs->refcyc_per_req_delivery_cur0 = (unsigned int) (refcyc_per_req_delivery_cur0 * dml_pow(2,… in dml32_rq_dlg_get_dlg_reg()
539 ttu_regs->refcyc_per_req_delivery_pre_cur1 = 0; in dml32_rq_dlg_get_dlg_reg()
540 ttu_regs->refcyc_per_req_delivery_cur1 = 0; in dml32_rq_dlg_get_dlg_reg()
[all …]
Ddisplay_rq_dlg_calc_32.h65 display_ttu_regs_st *ttu_regs,
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_hw_sequencer_debug.c305 struct _vcs_dpi_display_ttu_regs_st *ttu_regs = &s->ttu_attr; in dcn10_get_ttu_states() local
312 …pool->hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_v… in dcn10_get_ttu_states()
313ttu_regs->qos_level_flip, ttu_regs->refcyc_per_req_delivery_pre_l, ttu_regs->refcyc_per_req_delive… in dcn10_get_ttu_states()
314ttu_regs->refcyc_per_req_delivery_pre_c, ttu_regs->refcyc_per_req_delivery_c, ttu_regs->refcyc_per… in dcn10_get_ttu_states()
315 ttu_regs->refcyc_per_req_delivery_pre_cur0, ttu_regs->refcyc_per_req_delivery_cur1, in dcn10_get_ttu_states()
316ttu_regs->refcyc_per_req_delivery_pre_cur1, ttu_regs->qos_level_fixed_l, ttu_regs->qos_ramp_disabl… in dcn10_get_ttu_states()
317 ttu_regs->qos_level_fixed_c, ttu_regs->qos_ramp_disable_c, ttu_regs->qos_level_fixed_cur0, in dcn10_get_ttu_states()
318ttu_regs->qos_ramp_disable_cur0, ttu_regs->qos_level_fixed_cur1, ttu_regs->qos_ramp_disable_cur1); in dcn10_get_ttu_states()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/
Ddml21_utils.c226 memset(&out->ttu_regs, 0, sizeof(out->ttu_regs)); in dml21_update_pipe_ctx_dchub_regs()
227 out->ttu_regs.qos_level_low_wm = disp_ttu_regs->qos_level_low_wm; in dml21_update_pipe_ctx_dchub_regs()
228 out->ttu_regs.qos_level_high_wm = disp_ttu_regs->qos_level_high_wm; in dml21_update_pipe_ctx_dchub_regs()
229 out->ttu_regs.min_ttu_vblank = disp_ttu_regs->min_ttu_vblank; in dml21_update_pipe_ctx_dchub_regs()
230 out->ttu_regs.qos_level_flip = disp_ttu_regs->qos_level_flip; in dml21_update_pipe_ctx_dchub_regs()
231 out->ttu_regs.refcyc_per_req_delivery_l = disp_ttu_regs->refcyc_per_req_delivery_l; in dml21_update_pipe_ctx_dchub_regs()
232 out->ttu_regs.refcyc_per_req_delivery_c = disp_ttu_regs->refcyc_per_req_delivery_c; in dml21_update_pipe_ctx_dchub_regs()
233 out->ttu_regs.refcyc_per_req_delivery_cur0 = disp_ttu_regs->refcyc_per_req_delivery_cur0; in dml21_update_pipe_ctx_dchub_regs()
235 out->ttu_regs.refcyc_per_req_delivery_pre_l = disp_ttu_regs->refcyc_per_req_delivery_pre_l; in dml21_update_pipe_ctx_dchub_regs()
236 out->ttu_regs.refcyc_per_req_delivery_pre_c = disp_ttu_regs->refcyc_per_req_delivery_pre_c; in dml21_update_pipe_ctx_dchub_regs()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/
Ddisplay_mode_util.c300 void dml_print_ttu_regs_st(const dml_display_ttu_regs_st *ttu_regs) in dml_print_ttu_regs_st() argument
304 dml_print("DML: qos_level_low_wm = 0x%x\n", ttu_regs->qos_level_low_wm); in dml_print_ttu_regs_st()
305 dml_print("DML: qos_level_high_wm = 0x%x\n", ttu_regs->qos_level_high_wm); in dml_print_ttu_regs_st()
306 dml_print("DML: min_ttu_vblank = 0x%x\n", ttu_regs->min_ttu_vblank); in dml_print_ttu_regs_st()
307 dml_print("DML: qos_level_flip = 0x%x\n", ttu_regs->qos_level_flip); in dml_print_ttu_regs_st()
308 dml_print("DML: refcyc_per_req_delivery_pre_l = 0x%x\n", ttu_regs->refcyc_per_req_delivery_pre_l); in dml_print_ttu_regs_st()
309 dml_print("DML: refcyc_per_req_delivery_l = 0x%x\n", ttu_regs->refcyc_per_req_delivery_l); in dml_print_ttu_regs_st()
310 dml_print("DML: refcyc_per_req_delivery_pre_c = 0x%x\n", ttu_regs->refcyc_per_req_delivery_pre_c); in dml_print_ttu_regs_st()
311 dml_print("DML: refcyc_per_req_delivery_c = 0x%x\n", ttu_regs->refcyc_per_req_delivery_c); in dml_print_ttu_regs_st()
312 dml_print("DML: refcyc_per_req_delivery_cur0 = 0x%x\n", ttu_regs->refcyc_per_req_delivery_cur0); in dml_print_ttu_regs_st()
[all …]
Ddml2_translation_helper.c1482 memset(&out->ttu_regs, 0, sizeof(out->ttu_regs)); in dml2_update_pipe_ctx_dchub_regs()
1483 out->ttu_regs.qos_level_low_wm = disp_ttu_regs->qos_level_low_wm; in dml2_update_pipe_ctx_dchub_regs()
1484 out->ttu_regs.qos_level_high_wm = disp_ttu_regs->qos_level_high_wm; in dml2_update_pipe_ctx_dchub_regs()
1485 out->ttu_regs.min_ttu_vblank = disp_ttu_regs->min_ttu_vblank; in dml2_update_pipe_ctx_dchub_regs()
1486 out->ttu_regs.qos_level_flip = disp_ttu_regs->qos_level_flip; in dml2_update_pipe_ctx_dchub_regs()
1487 out->ttu_regs.refcyc_per_req_delivery_l = disp_ttu_regs->refcyc_per_req_delivery_l; in dml2_update_pipe_ctx_dchub_regs()
1488 out->ttu_regs.refcyc_per_req_delivery_c = disp_ttu_regs->refcyc_per_req_delivery_c; in dml2_update_pipe_ctx_dchub_regs()
1489 out->ttu_regs.refcyc_per_req_delivery_cur0 = disp_ttu_regs->refcyc_per_req_delivery_cur0; in dml2_update_pipe_ctx_dchub_regs()
1490 out->ttu_regs.refcyc_per_req_delivery_cur1 = disp_ttu_regs->refcyc_per_req_delivery_cur1; in dml2_update_pipe_ctx_dchub_regs()
1491 out->ttu_regs.refcyc_per_req_delivery_pre_l = disp_ttu_regs->refcyc_per_req_delivery_pre_l; in dml2_update_pipe_ctx_dchub_regs()
[all …]
Ddml_display_rq_dlg_calc.h56 dml_display_ttu_regs_st *ttu_regs,
Ddisplay_mode_util.h57 __DML_DLL_EXPORT__ void dml_print_ttu_regs_st(const dml_display_ttu_regs_st *ttu_regs);
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn31/
Ddisplay_rq_dlg_calc_31.h59 display_ttu_regs_st *ttu_regs,
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn20/
Ddisplay_rq_dlg_calc_20.h63 display_ttu_regs_st *ttu_regs,
Ddisplay_rq_dlg_calc_20v2.h63 display_ttu_regs_st *ttu_regs,
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn30/
Ddisplay_rq_dlg_calc_30.h59 display_ttu_regs_st *ttu_regs,
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn21/
Ddisplay_rq_dlg_calc_21.h63 display_ttu_regs_st *ttu_regs,
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn314/
Ddisplay_rq_dlg_calc_314.h60 display_ttu_regs_st *ttu_regs,
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/inc/hw/
Dhubp.h143 struct _vcs_dpi_display_ttu_regs_st *ttu_regs,
150 struct _vcs_dpi_display_ttu_regs_st *ttu_regs);
Dmem_input.h108 struct _vcs_dpi_display_ttu_regs_st *ttu_regs,
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
Ddcn10_hwseq.c272 struct _vcs_dpi_display_ttu_regs_st *ttu_regs = &s->ttu_attr; in dcn10_log_hubp_states() local
276 …pool->hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_v… in dcn10_log_hubp_states()
277ttu_regs->qos_level_flip, ttu_regs->refcyc_per_req_delivery_pre_l, ttu_regs->refcyc_per_req_delive… in dcn10_log_hubp_states()
278ttu_regs->refcyc_per_req_delivery_pre_c, ttu_regs->refcyc_per_req_delivery_c, ttu_regs->refcyc_per… in dcn10_log_hubp_states()
279 ttu_regs->refcyc_per_req_delivery_pre_cur0, ttu_regs->refcyc_per_req_delivery_cur1, in dcn10_log_hubp_states()
280ttu_regs->refcyc_per_req_delivery_pre_cur1, ttu_regs->qos_level_fixed_l, ttu_regs->qos_ramp_disabl… in dcn10_log_hubp_states()
281 ttu_regs->qos_level_fixed_c, ttu_regs->qos_ramp_disable_c, ttu_regs->qos_level_fixed_cur0, in dcn10_log_hubp_states()
282ttu_regs->qos_ramp_disable_cur0, ttu_regs->qos_level_fixed_cur1, ttu_regs->qos_ramp_disable_cur1); in dcn10_log_hubp_states()
2843 &pipe_ctx->ttu_regs, in dcn10_update_dchubp_dpp()
2849 &pipe_ctx->ttu_regs); in dcn10_update_dchubp_dpp()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/
Ddml_top_dchub_registers.h147 struct dml2_display_ttu_regs ttu_regs; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/calcs/
Ddcn_calcs.c460 struct _vcs_dpi_display_ttu_regs_st *ttu_regs = &pipe->ttu_regs; in dcn_bw_calc_rq_dlg_ttu() local
471 memset(ttu_regs, 0, sizeof(*ttu_regs)); in dcn_bw_calc_rq_dlg_ttu()
512 ttu_regs, in dcn_bw_calc_rq_dlg_ttu()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/inc/
Dcore_types.h455 struct _vcs_dpi_display_ttu_regs_st ttu_regs; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
Ddcn20_hwseq.c1595 struct _vcs_dpi_display_ttu_regs_st old_ttu_attr = old_pipe->ttu_regs; in dcn20_detect_pipe_changes()
1597 struct _vcs_dpi_display_ttu_regs_st *new_ttu_attr = &new_pipe->ttu_regs; in dcn20_detect_pipe_changes()
1640 memcmp(&old_ttu_attr, &new_pipe->ttu_regs, sizeof(old_ttu_attr)) || in dcn20_detect_pipe_changes()
1683 &pipe_ctx->ttu_regs, in dcn20_update_dchubp_dpp()
1695 &pipe_ctx->ttu_regs); in dcn20_update_dchubp_dpp()
2490 &pipe_ctx->ttu_regs, in dcn20_update_bandwidth()

12