Home
last modified time | relevance | path

Searched refs:smu_v11_0_set_hard_freq_limited_range (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/pm/swsmu/inc/
Dsmu_v11_0.h260 int smu_v11_0_set_hard_freq_limited_range(struct smu_context *smu,
/linux-6.12.1/drivers/gpu/drm/amd/pm/swsmu/smu11/
Dnavi10_ppt.c1847 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, 0, max_freq); in navi10_pre_display_config_changed()
2124 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, min_clocks.memory_clock/100, 0); in navi10_notify_smc_display_config()
2339 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, max_memory_clock, 0); in navi10_display_disable_memory_clock_switch()
2341 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, min_memory_clock, 0); in navi10_display_disable_memory_clock_switch()
2819 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, 0, uclk_min); in navi10_umc_hybrid_cdr_workaround()
2824 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, 0, uclk_max); in navi10_umc_hybrid_cdr_workaround()
Dsmu_v11_0.c1088 ret = smu_v11_0_set_hard_freq_limited_range(smu, clk_select, clk_freq, 0); in smu_v11_0_display_clock_voltage_request()
1800 int smu_v11_0_set_hard_freq_limited_range(struct smu_context *smu, in smu_v11_0_set_hard_freq_limited_range() function
Dsienna_cichlid_ppt.c1551 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, 0, max_freq); in sienna_cichlid_pre_display_config_changed()
1829 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, min_clocks.memory_clock/100, 0); in sienna_cichlid_notify_smc_display_config()
2094 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, max_memory_clock, 0); in sienna_cichlid_display_disable_memory_clock_switch()
2096 ret = smu_v11_0_set_hard_freq_limited_range(smu, SMU_UCLK, min_memory_clock, 0); in sienna_cichlid_display_disable_memory_clock_switch()