Home
last modified time | relevance | path

Searched refs:rtw_write32_set (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/drivers/net/wireless/realtek/rtw88/
Drtw8821c.c194 rtw_write32_set(rtwdev, REG_RXPSEL, BIT_RX_PSEL_RST); in rtw8821c_phy_set_param()
280 rtw_write32_set(rtwdev, REG_DMEM_CTRL, BIT_WL_RST); in rtw8821c_switch_rf_set()
281 rtw_write32_set(rtwdev, REG_SYS_CTRL, BIT_FEN_EN); in rtw8821c_switch_rf_set()
512 rtw_write32_set(rtwdev, REG_RXSB, BIT(4)); in rtw8821c_set_channel_bb()
805 rtw_write32_set(rtwdev, REG_FAS, BIT(17)); in rtw8821c_false_alarm_statistics()
808 rtw_write32_set(rtwdev, REG_RXDESC, BIT(15)); in rtw8821c_false_alarm_statistics()
809 rtw_write32_set(rtwdev, REG_CNTRST, BIT(0)); in rtw8821c_false_alarm_statistics()
859 rtw_write32_set(rtwdev, REG_GPIO_MUXCFG, BIT_BT_PTA_EN); in rtw8821c_coex_cfg_init()
860 rtw_write32_set(rtwdev, REG_GPIO_MUXCFG, BIT_PO_BT_PTA_PINS); in rtw8821c_coex_cfg_init()
908 rtw_write32_set(rtwdev, REG_LED_CFG, BIT_DPDT_WL_SEL); in rtw8821c_coex_cfg_ant_switch()
[all …]
Drtw8822b.c163 rtw_write32_set(rtwdev, REG_WLRF1, BIT_WLRF1_BBRF_EN); in rtw8822b_phy_set_param()
175 rtw_write32_set(rtwdev, REG_RXPSEL, BIT_RX_PSEL_RST); in rtw8822b_phy_set_param()
672 rtw_write32_set(rtwdev, REG_RXSB, BIT(4)); in rtw8822b_set_channel_bb()
1100 rtw_write32_set(rtwdev, 0x9a4, BIT(17)); in rtw8822b_false_alarm_statistics()
1103 rtw_write32_set(rtwdev, 0xa2c, BIT(15)); in rtw8822b_false_alarm_statistics()
1104 rtw_write32_set(rtwdev, 0xb58, BIT(0)); in rtw8822b_false_alarm_statistics()
1151 rtw_write32_set(rtwdev, REG_GPIO_MUXCFG, BIT_BT_PTA_EN); in rtw8822b_coex_cfg_init()
1152 rtw_write32_set(rtwdev, REG_GPIO_MUXCFG, BIT_PO_BT_PTA_PINS); in rtw8822b_coex_cfg_init()
1583 rtw_write32_set(rtwdev, REG_RD_CTRL, BIT_EDCCA_MSK_CNTDOWN_EN); in rtw8822b_adaptivity_init()
1589 rtw_write32_set(rtwdev, REG_EDCCA_DECISION, BIT_EDCCA_OPTION); in rtw8822b_adaptivity_init()
Drtw8822c.c90 rtw_write32_set(rtwdev, REG_3WIRE, BIT_3WIRE_TX_EN | BIT_3WIRE_RX_EN); in rtw8822c_header_file_init()
91 rtw_write32_set(rtwdev, REG_3WIRE, BIT_3WIRE_PI_ON); in rtw8822c_header_file_init()
92 rtw_write32_set(rtwdev, REG_3WIRE2, BIT_3WIRE_TX_EN | BIT_3WIRE_RX_EN); in rtw8822c_header_file_init()
93 rtw_write32_set(rtwdev, REG_3WIRE2, BIT_3WIRE_PI_ON); in rtw8822c_header_file_init()
98 rtw_write32_set(rtwdev, REG_ENCCK, BIT_CCK_OFDM_BLK_EN); in rtw8822c_header_file_init()
736 rtw_write32_set(rtwdev, 0x1830, BIT(30)); in rtw8822c_dac_cal_backup()
737 rtw_write32_set(rtwdev, 0x4130, BIT(30)); in rtw8822c_dac_cal_backup()
749 rtw_write32_set(rtwdev, REG_DCKA_I_0, BIT(19)); in rtw8822c_dac_cal_restore_dck()
755 rtw_write32_set(rtwdev, REG_DCKA_Q_0, BIT(19)); in rtw8822c_dac_cal_restore_dck()
761 rtw_write32_set(rtwdev, REG_DCKB_I_0, BIT(19)); in rtw8822c_dac_cal_restore_dck()
[all …]
Dmac.c80 rtw_write32_set(rtwdev, REG_HCI_OPT_CTRL, BIT_USB_SUS_DIS); in rtw_mac_pre_system_cfg()
1195 rtw_write32_set(rtwdev, REG_RQPN_CTRL_2, BIT_LD_RQPN); in __priority_queue_cfg()
1243 rtw_write32_set(rtwdev, REG_AUTO_LLT, BIT_AUTO_INIT_LLT); in __priority_queue_cfg_legacy()
1376 rtw_write32_set(rtwdev, REG_RCR, BIT_APP_PHYSTS); in rtw_drv_info_cfg()
Drtw8723x.c648 rtw_write32_set(rtwdev, REG_GPIO_MUXCFG, BIT_BT_PTA_EN); in __rtw8723x_coex_cfg_init()
649 rtw_write32_set(rtwdev, REG_GPIO_MUXCFG, BIT_PO_BT_PTA_PINS); in __rtw8723x_coex_cfg_init()
Dhci.h140 static inline void rtw_write32_set(struct rtw_dev *rtwdev, u32 addr, u32 bit) in rtw_write32_set() function
Dmac80211.c437 rtw_write32_set(rtwdev, REG_FWHW_TXQ_CTRL, in rtw_ops_bss_info_changed()
468 rtw_write32_set(rtwdev, REG_TCR, BIT_TCR_UPDATE_HGQMD); in rtw_ops_start_ap()
Dbf.c372 rtw_write32_set(rtwdev, REG_TXBF_CTRL, BIT_USE_NDPA_PARAMETER); in rtw_bf_phy_init()
Drtw8723d.c107 rtw_write32_set(rtwdev, REG_FPGA0_RFMOD, BIT_CCKEN | BIT_OFDMEN); in rtw8723d_phy_set_param()
109 rtw_write32_set(rtwdev, REG_AFE_CTRL3, BIT_XTAL_GMP_BIT4); in rtw8723d_phy_set_param()
111 rtw_write32_set(rtwdev, REG_LDO_SWR_CTRL, BIT_XTA1); in rtw8723d_phy_set_param()
Dmain.c714 rtw_write32_set(rtwdev, REG_TCR, BIT_TCR_UPDATE_TIMIE); in rtw_set_dtim_period()
2420 rtw_write32_set(rtwdev, REG_BCN_CTRL, BIT_EN_BCN_FUNCTION); in rtw_core_enable_beacon()
2424 rtw_write32_set(rtwdev, REG_TXPAUSE, BIT_HIGH_QUEUE); in rtw_core_enable_beacon()
Dwow.c301 rtw_write32_set(rtwdev, REG_RXPKT_NUM, BIT_RW_RELEASE); in rtw_wow_rx_dma_stop()
Dpci.c470 rtw_write32_set(rtwdev, RTK_PCI_TXBD_H2CQ_CSR, in rtw_pci_reset_buf_desc()
521 rtw_write32_set(rtwdev, RTK_PCI_CTRL, in rtw_pci_dma_reset()
Dfw.c1459 rtw_write32_set(rtwdev, REG_DWBCN0_CTRL, BIT_BCN_VALID); in rtw_fw_write_data_rsvd_page()
1785 rtw_write32_set(rtwdev, REG_RCR, BIT_DISGCLK); in rtw_fw_read_fifo_page()
Dusb.c975 rtw_write32_set(rtwdev, REG_PAD_CTRL2, BIT_NO_PDN_CHIPOFF_V1); in rtw_usb_switch_mode_new()
Dsdio.c689 rtw_write32_set(rtwdev, REG_RXDMA_AGG_PG_TH, BIT_EN_PRE_CALC); in rtw_sdio_enable_rx_aggregation()
Drtw8703b.c671 rtw_write32_set(rtwdev, REG_FPGA0_RFMOD, BIT_CCKEN | BIT_OFDMEN); in rtw8703b_phy_set_param()