Home
last modified time | relevance | path

Searched refs:rtw_read32_mask (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/drivers/net/wireless/realtek/rtw88/
Drtw8723d.c492 tx_fail = rtw_read32_mask(rtwdev, REG_IQK_RES_RY, BIT_IQK_TX_FAIL); in rtw8723d_iqk_check_tx_failed()
493 tx_x = rtw_read32_mask(rtwdev, REG_IQK_RES_TX, BIT_MASK_RES_TX); in rtw8723d_iqk_check_tx_failed()
494 tx_y = rtw_read32_mask(rtwdev, REG_IQK_RES_TY, BIT_MASK_RES_TY); in rtw8723d_iqk_check_tx_failed()
520 rx_fail = rtw_read32_mask(rtwdev, REG_IQK_RES_RY, BIT_IQK_RX_FAIL); in rtw8723d_iqk_check_rx_failed()
521 rx_x = rtw_read32_mask(rtwdev, REG_IQK_RES_RX, BIT_MASK_RES_RX); in rtw8723d_iqk_check_rx_failed()
522 rx_y = rtw_read32_mask(rtwdev, REG_IQK_RES_RY, BIT_MASK_RES_RY); in rtw8723d_iqk_check_rx_failed()
588 rtw_read32_mask(rtwdev, REG_PAD_CTRL1, MASKBYTE3)); in rtw8723d_iqk_tx_path()
649 rtw_read32_mask(rtwdev, REG_PAD_CTRL1, MASKBYTE3)); in rtw8723d_iqk_rx_path()
696 tx_x = rtw_read32_mask(rtwdev, REG_IQK_RES_TX, BIT_MASK_RES_TX); in rtw8723d_iqk_rx_path()
697 tx_y = rtw_read32_mask(rtwdev, REG_IQK_RES_TY, BIT_MASK_RES_TY); in rtw8723d_iqk_rx_path()
[all …]
Drtw8703b.c720 if (rtw_read32_mask(rtwdev, REG_BB_AMP, BIT_MASK_RX_LNA) != 0) { in rtw8703b_phy_set_param()
1158 tx_fail = rtw_read32_mask(rtwdev, REG_IQK_RES_RY, BIT_IQK_TX_FAIL); in rtw8703b_iqk_check_tx_failed()
1159 tx_x = rtw_read32_mask(rtwdev, REG_IQK_RES_TX, BIT_MASK_RES_TX); in rtw8703b_iqk_check_tx_failed()
1160 tx_y = rtw_read32_mask(rtwdev, REG_IQK_RES_TY, BIT_MASK_RES_TY); in rtw8703b_iqk_check_tx_failed()
1184 rx_fail = rtw_read32_mask(rtwdev, REG_IQK_RES_RY, BIT_IQK_RX_FAIL); in rtw8703b_iqk_check_rx_failed()
1185 rx_x = rtw_read32_mask(rtwdev, REG_IQK_RES_RX, BIT_MASK_RES_RX); in rtw8703b_iqk_check_rx_failed()
1186 rx_y = rtw_read32_mask(rtwdev, REG_IQK_RES_RY, BIT_MASK_RES_RY); in rtw8703b_iqk_check_rx_failed()
1245 rtw_read32_mask(rtwdev, REG_PAD_CTRL1, MASKBYTE3)); in rtw8703b_iqk_rx_path()
1283 tx_x = rtw_read32_mask(rtwdev, REG_IQK_RES_TX, BIT_MASK_RES_TX); in rtw8703b_iqk_rx_path()
1284 tx_y = rtw_read32_mask(rtwdev, REG_IQK_RES_TY, BIT_MASK_RES_TY); in rtw8703b_iqk_rx_path()
[all …]
Drtw8822c.c294 temp = rtw_read32_mask(rtwdev, 0x2dbc, 0x3fffff); in rtw8822c_dac_cal_iq_sample()
347 temp = rtw_read32_mask(rtwdev, 0x2dbc, 0x3fffff); in rtw8822c_dac_cal_iq_search()
350 temp = rtw_read32_mask(rtwdev, 0x2dbc, 0x3fffff); in rtw8822c_dac_cal_iq_search()
665 val = (u16)rtw_read32_mask(rtwdev, r_addr, 0x7fc0000); in rtw8822c_dac_cal_backup_vec()
695 val = (u8)rtw_read32_mask(rtwdev, REG_DCKA_I_0, 0xf0000000); in rtw8822c_dac_cal_backup_dck()
697 val = (u8)rtw_read32_mask(rtwdev, REG_DCKA_I_1, 0xf); in rtw8822c_dac_cal_backup_dck()
699 val = (u8)rtw_read32_mask(rtwdev, REG_DCKA_Q_0, 0xf0000000); in rtw8822c_dac_cal_backup_dck()
701 val = (u8)rtw_read32_mask(rtwdev, REG_DCKA_Q_1, 0xf); in rtw8822c_dac_cal_backup_dck()
704 val = (u8)rtw_read32_mask(rtwdev, REG_DCKB_I_0, 0xf0000000); in rtw8822c_dac_cal_backup_dck()
706 val = (u8)rtw_read32_mask(rtwdev, REG_DCKB_I_1, 0xf); in rtw8822c_dac_cal_backup_dck()
[all …]
Drtw8821c.c123 swing = rtw_read32_mask(rtwdev, REG_TXSCALE_A, 0xffe00000); in rtw8821c_get_swing_index()
195 hal->ch_param[0] = rtw_read32_mask(rtwdev, REG_TXSF2, MASKDWORD); in rtw8821c_phy_set_param()
196 hal->ch_param[1] = rtw_read32_mask(rtwdev, REG_TXSF6, MASKDWORD); in rtw8821c_phy_set_param()
197 hal->ch_param[2] = rtw_read32_mask(rtwdev, REG_TXFILTER, MASKDWORD); in rtw8821c_phy_set_param()
503 val32 = rtw_read32_mask(rtwdev, REG_ADCCLK, MASKDWORD); in rtw8821c_set_channel_bb()
516 val32 = rtw_read32_mask(rtwdev, REG_ADCCLK, MASKDWORD); in rtw8821c_set_channel_bb()
525 val32 = rtw_read32_mask(rtwdev, REG_ADCCLK, MASKDWORD); in rtw8821c_set_channel_bb()
534 val32 = rtw_read32_mask(rtwdev, REG_ADCCLK, MASKDWORD); in rtw8821c_set_channel_bb()
543 val32 = rtw_read32_mask(rtwdev, REG_ADCCLK, MASKDWORD); in rtw8821c_set_channel_bb()
834 reload = !!rtw_read32_mask(rtwdev, REG_IQKFAILMSK, BIT(16)); in rtw8821c_do_iqk()
[all …]
Drtw8723x.c391 cck_fa_cnt = rtw_read32_mask(rtwdev, REG_CCK_FA_LSB_11N, MASKBYTE0); in __rtw8723x_false_alarm_statistics()
392 cck_fa_cnt += rtw_read32_mask(rtwdev, REG_CCK_FA_MSB_11N, MASKBYTE3) << 8; in __rtw8723x_false_alarm_statistics()
464 backup->igia = rtw_read32_mask(rtwdev, REG_OFDM0_XAAGC1, MASKBYTE0); in __rtw8723x_iqk_backup_regs()
465 backup->igib = rtw_read32_mask(rtwdev, REG_OFDM0_XBAGC1, MASKBYTE0); in __rtw8723x_iqk_backup_regs()
Drtw8822b.c115 swing = rtw_read32_mask(rtwdev, 0xc1c, 0xffe00000); in rtw8822b_get_swing_index()
580 igi = rtw_read32_mask(rtwdev, REG_RXIGI_A, 0x7f); in rtw8822b_toggle_igi()
663 val32 = rtw_read32_mask(rtwdev, REG_ADCCLK, MASKDWORD); in rtw8822b_set_channel_bb()
676 val32 = rtw_read32_mask(rtwdev, REG_ADCCLK, MASKDWORD); in rtw8822b_set_channel_bb()
684 val32 = rtw_read32_mask(rtwdev, REG_ADCCLK, MASKDWORD); in rtw8822b_set_channel_bb()
697 val32 = rtw_read32_mask(rtwdev, REG_ADCCLK, MASKDWORD); in rtw8822b_set_channel_bb()
706 val32 = rtw_read32_mask(rtwdev, REG_ADCCLK, MASKDWORD); in rtw8822b_set_channel_bb()
1126 reload = !!rtw_read32_mask(rtwdev, REG_IQKFAILMSK, BIT(16)); in rtw8822b_do_iqk()
1127 iqk_fail_mask = rtw_read32_mask(rtwdev, REG_IQKFAILMSK, GENMASK(7, 0)); in rtw8822b_do_iqk()
Dwow.c280 if (!rtw_read32_mask(rtwdev, REG_BCNQ_INFO, BIT_MGQ_CPU_EMPTY)) in rtw_wow_bb_stop()
325 ret = read_poll_timeout(rtw_read32_mask, check_dis, in rtw_wow_check_fw_status()
330 ret = read_poll_timeout(rtw_read32_mask, check_dis, in rtw_wow_check_fw_status()
Drtw8723x.h468 rtw_read32_mask(rtwdev, REG_PAD_CTRL1, MASKBYTE3)); in rtw8723x_iqk_config_path_ctrl()
477 rtw_read32_mask(rtwdev, REG_PAD_CTRL1, MASKBYTE3)); in rtw8723x_iqk_restore_path_ctrl()
Dutil.c14 if (rtw_read32_mask(rtwdev, addr, mask) == target) in check_hw_ready()
Dps.c134 if (rtw_read32_mask(rtwdev, REG_TCR, BIT_PWRMGT_HWDATA_EN) == 0) in __rtw_fw_leave_lps_check_reg()
Dhci.h195 rtw_read32_mask(struct rtw_dev *rtwdev, u32 addr, u32 mask) in rtw_read32_mask() function
Dphy.c217 dm_info->igi_history[0] = rtw_read32_mask(rtwdev, addr, mask); in rtw_phy_init()
911 val = rtw_read32_mask(rtwdev, direct_addr, mask); in rtw_phy_read_rf()
955 en_pi = rtw_read32_mask(rtwdev, rf_sipi_addr->hssi_1, BIT(8)); in rtw_phy_read_rf_sipi()
958 val32 = rtw_read32_mask(rtwdev, r_addr, LSSI_READ_DATA_MASK); in rtw_phy_read_rf_sipi()
Dfw.c71 val = rtw_read32_mask(rtwdev, reg->addr, reg->mask); in _rtw_fw_dump_dbg_info()
279 rtw_read32_mask(rtwdev, edcca_th[EDCCA_TH_L2H_IDX].hw_reg.addr, in rtw_fw_adaptivity_result()
281 rtw_read32_mask(rtwdev, edcca_th[EDCCA_TH_H2L_IDX].hw_reg.addr, in rtw_fw_adaptivity_result()
285 rtw_read32_mask(rtwdev, REG_EDCCA_REPORT, BIT_EDCCA_FLAG) ? in rtw_fw_adaptivity_result()
Dmain.c2327 v1 = rtw_read32_mask(rtwdev, reg1->addr, reg1->mask); in rtw_swap_reg_mask()
2328 v2 = rtw_read32_mask(rtwdev, reg2->addr, reg2->mask); in rtw_swap_reg_mask()
Dpci.c1298 wflag = rtw_read32_mask(rtwdev, REG_PCIE_MIX_CFG, in rtw_mdio_write()
Dcoex.c3696 rtw_read32_mask(rtwdev, reg->addr, reg->mask)); in rtw_coex_val_info()