/linux-6.12.1/drivers/net/wireless/realtek/rtw89/ |
D | rtw8852bt_rfk.c | 196 rtw89_phy_write32_mask(rtwdev, rtw8852bt_backup_bb_regs[i], in _rfk_reload_bb_reg() 209 rtw89_phy_write32_mask(rtwdev, rtw8852bt_backup_kip_regs[i], in _rfk_reload_kip_reg() 255 rtw89_phy_write32_mask(rtwdev, R_P0_RXCK | (path << 13), B_P0_TXCK_ON, 0x0); in _txck_force() 260 rtw89_phy_write32_mask(rtwdev, R_P0_RXCK | (path << 13), B_P0_TXCK_VAL, ck); in _txck_force() 261 rtw89_phy_write32_mask(rtwdev, R_P0_RXCK | (path << 13), B_P0_TXCK_ON, 0x1); in _txck_force() 270 rtw89_phy_write32_mask(rtwdev, R_P0_RXCK | (path << 13), B_P0_RXCK_ON, 0x0); in _rxck_force() 275 rtw89_phy_write32_mask(rtwdev, R_P0_RXCK | (path << 13), B_P0_RXCK_VAL, ck); in _rxck_force() 276 rtw89_phy_write32_mask(rtwdev, R_P0_RXCK | (path << 13), B_P0_RXCK_ON, 0x1); in _rxck_force() 299 rtw89_phy_write32_mask(rtwdev, R_ADC_FIFO, MASKHWORD, 0x0303); in _rfk_bb_afe_setting() 300 rtw89_phy_write32_mask(rtwdev, R_P0_ADCFF_EN, B_P0_ADCFF_EN, 0x1); in _rfk_bb_afe_setting() [all …]
|
D | rtw8852b_common.c | 516 rtw89_phy_write32_mask(rtwdev, R_RXSCOBC, B_RXSCOBC_TH, in rtw8852bx_ctrl_sco_cck() 518 rtw89_phy_write32_mask(rtwdev, R_RXSCOCCK, B_RXSCOCCK_TH, in rtw8852bx_ctrl_sco_cck() 599 rtw89_phy_write32_mask(rtwdev, reg, mask, val); in rtw8852bx_set_gain_error() 610 rtw89_phy_write32_mask(rtwdev, reg, mask, val); in rtw8852bx_set_gain_error() 632 rtw89_phy_write32_mask(rtwdev, R_PWOFST, B_PWOFST, pwrofst); in rtw8852bt_ext_loss_avg_update() 657 rtw89_phy_write32_mask(rtwdev, gain_err_addr[path], MASKBYTE0, tmp); in rtw8852bx_set_gain_offset() 671 rtw89_phy_write32_mask(rtwdev, rssi_ofst_addr[RF_PATH_A], B_PATH0_R_G_OFST_MASK, tmp); in rtw8852bx_set_gain_offset() 675 rtw89_phy_write32_mask(rtwdev, rssi_ofst_addr[RF_PATH_B], B_PATH0_R_G_OFST_MASK, tmp); in rtw8852bx_set_gain_offset() 696 rtw89_phy_write32_mask(rtwdev, R_RX_RPL_OFST, in rtw8852bx_set_gain_offset() 722 rtw89_phy_write32_mask(rtwdev, R_P0_RPL1, B_P0_RPL1_MASK, val); in rtw8852bx_set_rxsc_rpl_comp() [all …]
|
D | rtw8852c.c | 767 rtw89_phy_write32_mask(rtwdev, R_BK_FC0_INV_V1, B_BK_FC0_INV_MSK_V1, in rtw8852c_ctrl_sco_cck() 769 rtw89_phy_write32_mask(rtwdev, R_CCK_FC0_INV_V1, B_CCK_FC0_INV_MSK_V1, in rtw8852c_ctrl_sco_cck() 880 rtw89_phy_write32_mask(rtwdev, reg, mask, val); in rtw8852c_set_gain_error() 891 rtw89_phy_write32_mask(rtwdev, reg, mask, val); in rtw8852c_set_gain_error() 897 rtw89_phy_write32_mask(rtwdev, reg, mask, val); in rtw8852c_set_gain_error() 902 rtw89_phy_write32_mask(rtwdev, reg, mask, val); in rtw8852c_set_gain_error() 910 rtw89_phy_write32_mask(rtwdev, reg, mask, val); in rtw8852c_set_gain_error() 921 rtw89_phy_write32_mask(rtwdev, reg, mask, val); in rtw8852c_set_gain_error() 951 rtw89_phy_write32_mask(rtwdev, R_RPL_OFST, B_RPL_OFST_MASK, tmp & 0x7f); in rtw8852c_set_gain_offset() 961 rtw89_phy_write32_mask(rtwdev, rssi_ofst_addr[path], B_PATH0_R_G_OFST_MASK, tmp & 0xff); in rtw8852c_set_gain_offset() [all …]
|
D | rtw8851b_rfk.c | 143 rtw89_phy_write32_mask(rtwdev, R_ADC_FIFO, B_ADC_FIFO_RXK, 0x0101); in _adc_fifo_rst() 145 rtw89_phy_write32_mask(rtwdev, R_ADC_FIFO, B_ADC_FIFO_RXK, 0x1111); in _adc_fifo_rst() 187 rtw89_phy_write32_mask(rtwdev, R_DCOF0, B_DCOF0_RST, 0x0); in _dack_reset() 188 rtw89_phy_write32_mask(rtwdev, R_DCOF0, B_DCOF0_RST, 0x1); in _dack_reset() 199 rtw89_phy_write32_mask(rtwdev, R_DRCK, B_DRCK_IDLE, 0x1); in _drck() 200 rtw89_phy_write32_mask(rtwdev, R_DRCK, B_DRCK_EN, 0x1); in _drck() 208 rtw89_phy_write32_mask(rtwdev, R_DRCK, B_DRCK_EN, 0x0); in _drck() 209 rtw89_phy_write32_mask(rtwdev, R_DRCK_FH, B_DRCK_LAT, 0x1); in _drck() 211 rtw89_phy_write32_mask(rtwdev, R_DRCK_FH, B_DRCK_LAT, 0x0); in _drck() 214 rtw89_phy_write32_mask(rtwdev, R_DRCK, B_DRCK_IDLE, 0x0); in _drck() [all …]
|
D | rtw8852b_rfk.c | 211 rtw89_phy_write32_mask(rtwdev, rtw8852b_backup_bb_regs[i], in _rfk_restore_bb_reg() 267 rtw89_phy_write32_mask(rtwdev, R_NCTL_N1, MASKBYTE0, 0x0); in _iqk_check_cal() 317 rtw89_phy_write32_mask(rtwdev, in _rx_dck() 329 rtw89_phy_write32_mask(rtwdev, in _rx_dck() 384 rtw89_phy_write32_mask(rtwdev, R_DRCK_V1, B_DRCK_V1_KICK, 0x1); in _drck() 391 rtw89_phy_write32_mask(rtwdev, R_DRCK_V1, B_DRCK_V1_KICK, 0x0); in _drck() 392 rtw89_phy_write32_mask(rtwdev, R_DRCK_FH, B_DRCK_LAT, 0x1); in _drck() 394 rtw89_phy_write32_mask(rtwdev, R_DRCK_FH, B_DRCK_LAT, 0x0); in _drck() 396 rtw89_phy_write32_mask(rtwdev, R_DRCK_V1, B_DRCK_V1_SEL, 0x0); in _drck() 397 rtw89_phy_write32_mask(rtwdev, R_DRCK_V1, B_DRCK_V1_CV, rck_d); in _drck() [all …]
|
D | rtw8851b.c | 730 rtw89_phy_write32_mask(rtwdev, addr, mask, RF_PATH_A); in rtw8851b_set_bb_gpio() 731 rtw89_phy_write32_mask(rtwdev, R_RFE_INV0, BIT(gpio_idx), inv); in rtw8851b_set_bb_gpio() 737 rtw89_phy_write32_mask(rtwdev, addr, mask, src_sel); in rtw8851b_set_bb_gpio() 849 rtw89_phy_write32_mask(rtwdev, R_RXSCOBC, B_RXSCOBC_TH, in rtw8851b_ctrl_sco_cck() 851 rtw89_phy_write32_mask(rtwdev, R_RXSCOCCK, B_RXSCOCCK_TH, in rtw8851b_ctrl_sco_cck() 932 rtw89_phy_write32_mask(rtwdev, reg, mask, val); in rtw8851b_set_gain_error() 943 rtw89_phy_write32_mask(rtwdev, reg, mask, val); in rtw8851b_set_gain_error() 966 rtw89_phy_write32_mask(rtwdev, gain_err_addr[path], MASKBYTE0, tmp); in rtw8851b_set_gain_offset() 979 rtw89_phy_write32_mask(rtwdev, rssi_ofst_addr[RF_PATH_A], B_PATH0_R_G_OFST_MASK, tmp); in rtw8851b_set_gain_offset() 995 rtw89_phy_write32_mask(rtwdev, R_RX_RPL_OFST, in rtw8851b_set_gain_offset() [all …]
|
D | rtw8852c_rfk.c | 128 rtw89_phy_write32_mask(rtwdev, rtw8852c_backup_bb_regs[i], in _rfk_restore_bb_reg() 222 rtw89_phy_write32_mask(rtwdev, R_ADDCK0, B_ADDCK0, 0x0); in _addck_backup() 228 rtw89_phy_write32_mask(rtwdev, R_ADDCK1, B_ADDCK1, 0x0); in _addck_backup() 239 rtw89_phy_write32_mask(rtwdev, R_ADDCK0_RL, B_ADDCK0_RL1, in _addck_reload() 241 rtw89_phy_write32_mask(rtwdev, R_ADDCK0_RL, B_ADDCK0_RL0, in _addck_reload() 243 rtw89_phy_write32_mask(rtwdev, R_ADDCK0_RL, B_ADDCK0_RLS, 0x3); in _addck_reload() 244 rtw89_phy_write32_mask(rtwdev, R_ADDCK1_RL, B_ADDCK1_RL1, in _addck_reload() 246 rtw89_phy_write32_mask(rtwdev, R_ADDCK1_RL, B_ADDCK1_RL0, in _addck_reload() 248 rtw89_phy_write32_mask(rtwdev, R_ADDCK1_RL, B_ADDCK1_RLS, 0x3); in _addck_reload() 256 rtw89_phy_write32_mask(rtwdev, R_P0_NRBW, B_P0_NRBW_DBG, 0x1); in _dack_backup_s0() [all …]
|
D | rtw8852a_rfk.c | 69 rtw89_phy_write32_mask(rtwdev, rtw8852a_backup_bb_regs[i], in _rfk_restore_bb_reg() 185 rtw89_phy_write32_mask(rtwdev, R_S0_RXDC, B_S0_RXDC_I, dack->addck_d[0][0]); in _addck_reload() 186 rtw89_phy_write32_mask(rtwdev, R_S0_RXDC2, B_S0_RXDC2_Q2, in _addck_reload() 188 rtw89_phy_write32_mask(rtwdev, R_S0_RXDC, B_S0_RXDC_Q, in _addck_reload() 191 rtw89_phy_write32_mask(rtwdev, R_S1_RXDC, B_S1_RXDC_I, dack->addck_d[1][0]); in _addck_reload() 192 rtw89_phy_write32_mask(rtwdev, R_S1_RXDC2, B_S1_RXDC2_Q2, in _addck_reload() 194 rtw89_phy_write32_mask(rtwdev, R_S1_RXDC, B_S1_RXDC_Q, in _addck_reload() 209 rtw89_phy_write32_mask(rtwdev, R_S0_DACKI, B_S0_DACKI_AR, i); in _dack_backup_s0() 212 rtw89_phy_write32_mask(rtwdev, R_S0_DACKQ, B_S0_DACKQ_AR, i); in _dack_backup_s0() 236 rtw89_phy_write32_mask(rtwdev, R_S1_DACKI, B_S1_DACKI_AR, i); in _dack_backup_s1() [all …]
|
D | rtw8852a.c | 813 rtw89_phy_write32_mask(rtwdev, R_RXSCOBC, B_RXSCOBC_TH, in rtw8852a_ctrl_sco_cck() 815 rtw89_phy_write32_mask(rtwdev, R_RXSCOCCK, B_RXSCOCCK_TH, in rtw8852a_ctrl_sco_cck() 934 rtw89_phy_write32_mask(rtwdev, R_TXFIR0, B_TXFIR_C01, in rtw8852a_ctrl_ch() 936 rtw89_phy_write32_mask(rtwdev, R_TXFIR2, B_TXFIR_C23, in rtw8852a_ctrl_ch() 938 rtw89_phy_write32_mask(rtwdev, R_TXFIR4, B_TXFIR_C45, in rtw8852a_ctrl_ch() 940 rtw89_phy_write32_mask(rtwdev, R_TXFIR6, B_TXFIR_C67, in rtw8852a_ctrl_ch() 942 rtw89_phy_write32_mask(rtwdev, R_TXFIR8, B_TXFIR_C89, in rtw8852a_ctrl_ch() 944 rtw89_phy_write32_mask(rtwdev, R_TXFIRA, B_TXFIR_CAB, 0x2d011); in rtw8852a_ctrl_ch() 945 rtw89_phy_write32_mask(rtwdev, R_TXFIRC, B_TXFIR_CCD, 0x1c02c); in rtw8852a_ctrl_ch() 946 rtw89_phy_write32_mask(rtwdev, R_TXFIRE, B_TXFIR_CEF, in rtw8852a_ctrl_ch() [all …]
|
D | rtw8922a_rfk.c | 19 rtw89_phy_write32_mask(rtwdev, tssi_trk_man[path], B_TSSI_CONT_EN, 0); in rtw8922a_tssi_cont_en() 21 rtw89_phy_write32_mask(rtwdev, tssi_trk_man[path], B_TSSI_CONT_EN, 1); in rtw8922a_tssi_cont_en() 231 rtw89_phy_write32_mask(rtwdev, R_COEF_SEL, B_COEF_SEL_EN, 0x1); in rtw8922a_chlk_ktbl_sel() 232 rtw89_phy_write32_mask(rtwdev, R_COEF_SEL, B_COEF_SEL_IQC_V1, idx); in rtw8922a_chlk_ktbl_sel() 233 rtw89_phy_write32_mask(rtwdev, R_COEF_SEL, B_COEF_SEL_MDPD_V1, idx); in rtw8922a_chlk_ktbl_sel() 237 rtw89_phy_write32_mask(rtwdev, R_CFIR_LUT, B_CFIR_LUT_G3, tmp); in rtw8922a_chlk_ktbl_sel() 239 rtw89_phy_write32_mask(rtwdev, R_CFIR_LUT, B_CFIR_LUT_G5, tmp); in rtw8922a_chlk_ktbl_sel() 243 rtw89_phy_write32_mask(rtwdev, R_COEF_SEL_C1, B_COEF_SEL_EN, 0x1); in rtw8922a_chlk_ktbl_sel() 244 rtw89_phy_write32_mask(rtwdev, R_COEF_SEL_C1, B_COEF_SEL_IQC_V1, idx); in rtw8922a_chlk_ktbl_sel() 245 rtw89_phy_write32_mask(rtwdev, R_COEF_SEL_C1, B_COEF_SEL_MDPD_V1, idx); in rtw8922a_chlk_ktbl_sel() [all …]
|
D | rtw8922a.c | 1079 rtw89_phy_write32_mask(rtwdev, R_MGAIN_BIAS, B_MGAIN_BIAS_BW20, in rtw8922a_set_rx_gain_normal_cck() 1081 rtw89_phy_write32_mask(rtwdev, R_MGAIN_BIAS, B_MGAIN_BIAS_BW40, in rtw8922a_set_rx_gain_normal_cck() 1085 rtw89_phy_write32_mask(rtwdev, R_CCK_RPL_OFST, B_CCK_RPL_OFST, in rtw8922a_set_rx_gain_normal_cck() 1088 rtw89_phy_write32_mask(rtwdev, R_MGAIN_BIAS, B_MGAIN_BIAS_BW20, 0); in rtw8922a_set_rx_gain_normal_cck() 1089 rtw89_phy_write32_mask(rtwdev, R_MGAIN_BIAS, B_MGAIN_BIAS_BW40, 0); in rtw8922a_set_rx_gain_normal_cck() 1092 rtw89_phy_write32_mask(rtwdev, R_CCK_RPL_OFST, B_CCK_RPL_OFST, in rtw8922a_set_rx_gain_normal_cck() 1113 rtw89_phy_write32_mask(rtwdev, rssi_ofst_addr[path], 0xff000000, value + 0xF8); in rtw8922a_set_rx_gain_normal_ofdm() 1122 rtw89_phy_write32_mask(rtwdev, rpl_bias_comp[path], 0xff, v1); in rtw8922a_set_rx_gain_normal_ofdm() 1123 rtw89_phy_write32_mask(rtwdev, rpl_ext_comp[path], 0xff, v2); in rtw8922a_set_rx_gain_normal_ofdm() 1124 rtw89_phy_write32_mask(rtwdev, rpl_ext_comp[path], 0xff00, v3); in rtw8922a_set_rx_gain_normal_ofdm() [all …]
|
D | rtw8852bt.c | 429 rtw89_phy_write32_mask(rtwdev, R_RXCCA, B_RXCCA_DIS, 0x0); in rtw8852bt_bb_reset_en() 430 rtw89_phy_write32_mask(rtwdev, R_PD_CTRL, B_PD_HIT_DIS, 0x0); in rtw8852bt_bb_reset_en() 432 rtw89_phy_write32_mask(rtwdev, R_RXCCA, B_RXCCA_DIS, 0x1); in rtw8852bt_bb_reset_en() 433 rtw89_phy_write32_mask(rtwdev, R_PD_CTRL, B_PD_HIT_DIS, 0x1); in rtw8852bt_bb_reset_en() 446 rtw89_phy_write32_mask(rtwdev, R_P0_TXPW_RSTB, in rtw8852bt_bb_reset() 449 rtw89_phy_write32_mask(rtwdev, R_P1_TXPW_RSTB, in rtw8852bt_bb_reset() 453 rtw89_phy_write32_mask(rtwdev, R_P0_TXPW_RSTB, in rtw8852bt_bb_reset() 456 rtw89_phy_write32_mask(rtwdev, R_P1_TXPW_RSTB, in rtw8852bt_bb_reset() 477 rtw89_phy_write32_mask(rtwdev, tssi_trk[path], B_P0_TSSI_TRK_EN, 0x0); in rtw8852bt_tssi_cont_en() 479 rtw89_phy_write32_mask(rtwdev, tssi_trk[path], B_P0_TSSI_TRK_EN, 0x1); in rtw8852bt_tssi_cont_en() [all …]
|
D | phy_be.c | 275 rtw89_phy_write32_mask(rtwdev, R_GOTX_IQKDPK_C0, B_GOTX_IQKDPK, 0x3); in rtw89_phy_preinit_rf_nctl_be() 276 rtw89_phy_write32_mask(rtwdev, R_GOTX_IQKDPK_C1, B_GOTX_IQKDPK, 0x3); in rtw89_phy_preinit_rf_nctl_be() 277 rtw89_phy_write32_mask(rtwdev, R_IQKDPK_HC, B_IQKDPK_HC, 0x1); in rtw89_phy_preinit_rf_nctl_be() 278 rtw89_phy_write32_mask(rtwdev, R_CLK_GCK, B_CLK_GCK, 0x00fffff); in rtw89_phy_preinit_rf_nctl_be() 279 rtw89_phy_write32_mask(rtwdev, R_IOQ_IQK_DPK, B_IOQ_IQK_DPK_CLKEN, 0x3); in rtw89_phy_preinit_rf_nctl_be() 280 rtw89_phy_write32_mask(rtwdev, R_IQK_DPK_RST, B_IQK_DPK_RST, 0x1); in rtw89_phy_preinit_rf_nctl_be() 281 rtw89_phy_write32_mask(rtwdev, R_IQK_DPK_PRST, B_IQK_DPK_PRST, 0x1); in rtw89_phy_preinit_rf_nctl_be() 282 rtw89_phy_write32_mask(rtwdev, R_IQK_DPK_PRST_C1, B_IQK_DPK_PRST, 0x1); in rtw89_phy_preinit_rf_nctl_be() 283 rtw89_phy_write32_mask(rtwdev, R_TXRFC, B_TXRFC_RST, 0x1); in rtw89_phy_preinit_rf_nctl_be() 286 rtw89_phy_write32_mask(rtwdev, R_IQK_DPK_RST_C1, B_IQK_DPK_RST, 0x1); in rtw89_phy_preinit_rf_nctl_be() [all …]
|
D | rtw8852b.c | 457 rtw89_phy_write32_mask(rtwdev, R_RXCCA, B_RXCCA_DIS, 0x0); in rtw8852b_bb_reset_en() 458 rtw89_phy_write32_mask(rtwdev, R_PD_CTRL, B_PD_HIT_DIS, 0x0); in rtw8852b_bb_reset_en() 460 rtw89_phy_write32_mask(rtwdev, R_RXCCA, B_RXCCA_DIS, 0x1); in rtw8852b_bb_reset_en() 461 rtw89_phy_write32_mask(rtwdev, R_PD_CTRL, B_PD_HIT_DIS, 0x1); in rtw8852b_bb_reset_en() 502 rtw89_phy_write32_mask(rtwdev, ctrl_bbrst[path], B_P0_TXPW_RSTB_MANON, 0x0); in rtw8852b_tssi_cont_en() 503 rtw89_phy_write32_mask(rtwdev, tssi_trk[path], B_P0_TSSI_TRK_EN, 0x0); in rtw8852b_tssi_cont_en() 505 rtw89_phy_write32_mask(rtwdev, ctrl_bbrst[path], B_P0_TXPW_RSTB_MANON, 0x1); in rtw8852b_tssi_cont_en() 506 rtw89_phy_write32_mask(rtwdev, tssi_trk[path], B_P0_TSSI_TRK_EN, 0x1); in rtw8852b_tssi_cont_en() 527 rtw89_phy_write32_mask(rtwdev, R_ADC_FIFO, B_ADC_FIFO_RST, 0x0); in rtw8852b_adc_en() 529 rtw89_phy_write32_mask(rtwdev, R_ADC_FIFO, B_ADC_FIFO_RST, 0xf); in rtw8852b_adc_en()
|
D | phy.c | 831 rtw89_phy_write32_mask(rtwdev, R_SWSI_READ_ADDR_V1, B_SWSI_READ_ADDR_V1, val); in rtw89_phy_read_rf_a() 871 rtw89_phy_write32_mask(rtwdev, addr_ofst[rf_path], B_HWSI_ADD_CTL_MASK, 0x1); in rtw89_phy_read_full_rf_v2_a() 880 rtw89_phy_write32_mask(rtwdev, addr_ofst[rf_path], B_HWSI_ADD_MASK, addr); in rtw89_phy_read_full_rf_v2_a() 881 rtw89_phy_write32_mask(rtwdev, addr_ofst[rf_path], B_HWSI_ADD_RD, 0x1); in rtw89_phy_read_full_rf_v2_a() 895 rtw89_phy_write32_mask(rtwdev, addr_ofst[rf_path], B_HWSI_ADD_POLL_MASK, 0); in rtw89_phy_read_full_rf_v2_a() 943 rtw89_phy_write32_mask(rtwdev, direct_addr, mask, data); in rtw89_phy_write_rf() 973 rtw89_phy_write32_mask(rtwdev, R_SWSI_BIT_MASK_V1, RFREG_MASK, in rtw89_phy_write_rf_a() 984 rtw89_phy_write32_mask(rtwdev, R_SWSI_DATA_V1, MASKDWORD, val); in rtw89_phy_write_rf_a() 1746 rtw89_phy_write32_mask(rtwdev, addr, mask, data); in rtw89_phy_write32_idx() 1779 rtw89_phy_write32_mask(rtwdev, reg3->addr, reg3->mask, reg3->data); in rtw89_phy_write_reg3_tbl() [all …]
|
D | phy.h | 580 static inline void rtw89_phy_write32_mask(struct rtw89_dev *rtwdev, in rtw89_phy_write32_mask() function
|
D | fw.c | 2529 rtw89_phy_write32_mask(rtwdev, R_CHK_LPS_STAT, B_CHK_LPS_STAT, 0); in rtw89_fw_h2c_lps_ch_info()
|