Home
last modified time | relevance | path

Searched refs:rtl92e_writel (Results 1 – 7 of 7) sorted by relevance

/linux-6.12.1/drivers/staging/rtl8192e/rtl8192e/
Drtl_cam.c21 rtl92e_writel(dev, RWCAM, ulcommand); in rtl92e_cam_reset()
105 rtl92e_writel(dev, WCAMI, TargetContent); in rtl92e_set_key()
106 rtl92e_writel(dev, RWCAM, TargetCommand); in rtl92e_set_key()
112 rtl92e_writel(dev, WCAMI, TargetContent); in rtl92e_set_key()
113 rtl92e_writel(dev, RWCAM, TargetCommand); in rtl92e_set_key()
116 rtl92e_writel(dev, WCAMI, in rtl92e_set_key()
118 rtl92e_writel(dev, RWCAM, TargetCommand); in rtl92e_set_key()
Drtl_pm.c37 rtl92e_writel(dev, CPU_GEN, ulRegRead); in rtl92e_suspend()
39 rtl92e_writel(dev, WFCRC0, 0xffffffff); in rtl92e_suspend()
40 rtl92e_writel(dev, WFCRC1, 0xffffffff); in rtl92e_suspend()
41 rtl92e_writel(dev, WFCRC2, 0xffffffff); in rtl92e_suspend()
Dr8192E_dev.c49 rtl92e_writel(dev, BSSIDR + 2, *(u32 *)(val + 2)); in rtl92e_set_reg()
94 rtl92e_writel(dev, RCR, RegRCR); in rtl92e_set_reg()
114 rtl92e_writel(dev, RRSR, regTmp); in rtl92e_set_reg()
119 rtl92e_writel(dev, CPU_GEN, ((u32 *)(val))[0]); in rtl92e_set_reg()
147 rtl92e_writel(dev, EDCAPARA_BK, u4bAcParam); in rtl92e_set_reg()
151 rtl92e_writel(dev, EDCAPARA_BE, u4bAcParam); in rtl92e_set_reg()
155 rtl92e_writel(dev, EDCAPARA_VI, u4bAcParam); in rtl92e_set_reg()
159 rtl92e_writel(dev, EDCAPARA_VO, u4bAcParam); in rtl92e_set_reg()
447 rtl92e_writel(dev, RATR0, ratr_value); in _rtl92e_hwconfig()
452 rtl92e_writel(dev, RRSR, regRRSR); in _rtl92e_hwconfig()
[all …]
Dr8192E_phy.c41 rtl92e_writel(dev, dwRegAddr, NewValue); in rtl92e_set_bb_reg()
43 rtl92e_writel(dev, dwRegAddr, dwData); in rtl92e_set_bb_reg()
221 rtl92e_writel(dev, QPNR, Data); in _rtl92e_phy_rf_fw_read()
248 rtl92e_writel(dev, QPNR, Data); in _rtl92e_phy_rf_fw_write()
346 rtl92e_writel(dev, WriteAddr[CheckBlock], in rtl92e_check_bb_and_rf()
389 rtl92e_writel(dev, CPU_GEN, (dwRegValue & (~CPU_GEN_BB_RST))); in _rtl92e_bb_config_para_file()
403 rtl92e_writel(dev, CPU_GEN, (dwRegValue | CPU_GEN_BB_RST)); in _rtl92e_bb_config_para_file()
621 rtl92e_writel(dev, CurrentCmd->para1, in _rtl92e_phy_switch_channel_step()
846 rtl92e_writel(dev, rCCK0_TxFilter1, 0x1a1b0000); in _rtl92e_set_bw_mode_work_item()
847 rtl92e_writel(dev, rCCK0_TxFilter2, 0x090e1317); in _rtl92e_set_bw_mode_work_item()
[all …]
Drtl_dm.c365 rtl92e_writel(dev, RATR0, ratr_value); in _rtl92e_dm_check_rate_adaptive()
1138 rtl92e_writel(dev, EDCAPARA_BE, in _rtl92e_dm_check_edca_turbo()
1146 rtl92e_writel(dev, EDCAPARA_BE, in _rtl92e_dm_check_edca_turbo()
1149 rtl92e_writel(dev, EDCAPARA_BE, in _rtl92e_dm_check_edca_turbo()
1160 rtl92e_writel(dev, EDCAPARA_BE, in _rtl92e_dm_check_edca_turbo()
1163 rtl92e_writel(dev, EDCAPARA_BE, in _rtl92e_dm_check_edca_turbo()
1170 rtl92e_writel(dev, EDCAPARA_BE, in _rtl92e_dm_check_edca_turbo()
1616 rtl92e_writel(dev, rOFDM0_RxDetector2, 0x465c52cd); in _rtl92e_dm_fsync_timer_callback()
1625 rtl92e_writel(dev, rOFDM0_RxDetector2, 0x465c12cf); in _rtl92e_dm_start_hw_fsync()
1636 rtl92e_writel(dev, rOFDM0_RxDetector2, 0x465c52cd); in _rtl92e_dm_end_hw_fsync()
[all …]
Drtl_core.h370 void rtl92e_writel(struct net_device *dev, int x, u32 y);
Drtl_core.c95 void rtl92e_writel(struct net_device *dev, int x, u32 y) in rtl92e_writel() function
1594 rtl92e_writel(priv->rtllib->dev, INTA_MASK, in _rtl92e_irq_rx_tasklet()
1763 rtl92e_writel(dev, INTA_MASK, in _rtl92e_irq()