Home
last modified time | relevance | path

Searched refs:regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_4_2_offset.h6031 #define regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX … macro
Dgc_9_4_3_offset.h3207 #define regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX … macro
Dgc_11_5_0_offset.h5556 #define regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX … macro
Dgc_12_0_0_offset.h9372 #define regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX … macro
Dgc_11_0_0_offset.h6789 #define regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX … macro
Dgc_11_0_3_offset.h7089 #define regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX … macro