Home
last modified time | relevance | path

Searched refs:regSDMA0_QUEUE2_IB_BASE_HI (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dsdma_v7_0.c108 SOC15_REG_ENTRY_STR(GC, 0, regSDMA0_QUEUE2_IB_BASE_HI),
Dsdma_v6_0.c108 SOC15_REG_ENTRY_STR(GC, 0, regSDMA0_QUEUE2_IB_BASE_HI),
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_offset.h393 #define regSDMA0_QUEUE2_IB_BASE_HI … macro
Dgc_12_0_0_offset.h396 #define regSDMA0_QUEUE2_IB_BASE_HI … macro
Dgc_11_0_0_offset.h388 #define regSDMA0_QUEUE2_IB_BASE_HI … macro
Dgc_11_0_3_offset.h394 #define regSDMA0_QUEUE2_IB_BASE_HI … macro