Home
last modified time | relevance | path

Searched refs:regRLC_MEM_SLP_CNTL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_4_2_offset.h4895 #define regRLC_MEM_SLP_CNTL_BASE_IDX … macro
Dgc_9_4_3_offset.h6401 #define regRLC_MEM_SLP_CNTL_BASE_IDX … macro
Dgc_11_5_0_offset.h8954 #define regRLC_MEM_SLP_CNTL_BASE_IDX … macro
Dgc_12_0_0_offset.h6763 #define regRLC_MEM_SLP_CNTL_BASE_IDX … macro
Dgc_11_0_0_offset.h10303 #define regRLC_MEM_SLP_CNTL_BASE_IDX … macro
Dgc_11_0_3_offset.h10915 #define regRLC_MEM_SLP_CNTL_BASE_IDX … macro