Home
last modified time | relevance | path

Searched refs:regOTG2_OTG_CLOCK_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_5_1_offset.h7154 #define regOTG2_OTG_CLOCK_CONTROL_BASE_IDX macro
Ddcn_3_1_2_offset.h9340 #define regOTG2_OTG_CLOCK_CONTROL_BASE_IDX macro
Ddcn_3_2_1_offset.h8483 #define regOTG2_OTG_CLOCK_CONTROL_BASE_IDX macro
Ddcn_3_2_0_offset.h8484 #define regOTG2_OTG_CLOCK_CONTROL_BASE_IDX macro
Ddcn_3_1_5_offset.h9097 #define regOTG2_OTG_CLOCK_CONTROL_BASE_IDX macro
Ddcn_3_1_4_offset.h8389 #define regOTG2_OTG_CLOCK_CONTROL_BASE_IDX macro
Ddcn_3_5_0_offset.h7175 #define regOTG2_OTG_CLOCK_CONTROL_BASE_IDX macro
Ddcn_4_1_0_offset.h9182 #define regOTG2_OTG_CLOCK_CONTROL_BASE_IDX macro
Ddcn_3_1_6_offset.h9564 #define regOTG2_OTG_CLOCK_CONTROL_BASE_IDX macro