Home
last modified time | relevance | path

Searched refs:regDWB_ENABLE_CLK_CTRL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_5_1_offset.h10990 #define regDWB_ENABLE_CLK_CTRL_BASE_IDX … macro
Ddcn_3_1_2_offset.h1102 #define regDWB_ENABLE_CLK_CTRL_BASE_IDX … macro
Ddcn_3_2_1_offset.h711 #define regDWB_ENABLE_CLK_CTRL_BASE_IDX … macro
Ddcn_3_2_0_offset.h711 #define regDWB_ENABLE_CLK_CTRL_BASE_IDX … macro
Ddcn_3_1_5_offset.h805 #define regDWB_ENABLE_CLK_CTRL_BASE_IDX … macro
Ddcn_3_1_4_offset.h12113 #define regDWB_ENABLE_CLK_CTRL_BASE_IDX … macro
Ddcn_3_5_0_offset.h11011 #define regDWB_ENABLE_CLK_CTRL_BASE_IDX … macro
Ddcn_4_1_0_offset.h836 #define regDWB_ENABLE_CLK_CTRL_BASE_IDX … macro
Ddcn_3_1_6_offset.h1306 #define regDWB_ENABLE_CLK_CTRL_BASE_IDX … macro