Home
last modified time | relevance | path

Searched refs:regDAGB0_CNTL_MISC2 (Results 1 – 10 of 10) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dmmhub_v3_0.c552 def1 = data1 = RREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2); in mmhub_v3_0_update_medium_grain_clock_gating()
596 WREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2, data1); in mmhub_v3_0_update_medium_grain_clock_gating()
Dmmhub_v4_1_0.c555 def1 = data1 = RREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2); in mmhub_v4_1_0_update_medium_grain_clock_gating()
583 WREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2, data1); in mmhub_v4_1_0_update_medium_grain_clock_gating()
Dmmhub_v1_7.c463 def1 = data1 = RREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2); in mmhub_v1_7_update_medium_grain_clock_gating()
504 WREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2, data1); in mmhub_v1_7_update_medium_grain_clock_gating()
554 data1 = RREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2); in mmhub_v1_7_get_clockgating()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/mmhub/
Dmmhub_4_1_0_offset.h278 #define regDAGB0_CNTL_MISC2 macro
Dmmhub_3_3_0_offset.h332 #define regDAGB0_CNTL_MISC2 macro
Dmmhub_3_0_0_offset.h296 #define regDAGB0_CNTL_MISC2 macro
Dmmhub_3_0_2_offset.h296 #define regDAGB0_CNTL_MISC2 macro
Dmmhub_3_0_1_offset.h320 #define regDAGB0_CNTL_MISC2 macro
Dmmhub_1_8_0_offset.h250 #define regDAGB0_CNTL_MISC2 macro
Dmmhub_1_7_offset.h242 #define regDAGB0_CNTL_MISC2 macro