Home
last modified time | relevance | path

Searched refs:regCP_HQD_HQ_CONTROL1_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_4_2_offset.h770 #define regCP_HQD_HQ_CONTROL1_BASE_IDX … macro
Dgc_9_4_3_offset.h3359 #define regCP_HQD_HQ_CONTROL1_BASE_IDX … macro
Dgc_11_5_0_offset.h3650 #define regCP_HQD_HQ_CONTROL1_BASE_IDX … macro
Dgc_12_0_0_offset.h3917 #define regCP_HQD_HQ_CONTROL1_BASE_IDX … macro
Dgc_11_0_0_offset.h4677 #define regCP_HQD_HQ_CONTROL1_BASE_IDX … macro
Dgc_11_0_3_offset.h4901 #define regCP_HQD_HQ_CONTROL1_BASE_IDX … macro