Home
last modified time | relevance | path

Searched refs:regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/nbio/
Dnbio_7_11_0_offset.h8856 #define regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX … macro
Dnbio_7_9_0_offset.h6815 #define regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX 8 macro
Dnbio_4_3_0_offset.h14451 #define regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX … macro
Dnbio_7_7_0_offset.h5717 #define regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX … macro
Dnbio_7_2_0_offset.h6513 #define regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX … macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/nbif/
Dnbif_6_3_1_offset.h8122 #define regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2_BASE_IDX … macro