Home
last modified time | relevance | path

Searched refs:regBIFPLR5_0_PREF_LIMIT_UPPER_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/nbio/
Dnbio_7_7_0_offset.h18117 #define regBIFPLR5_0_PREF_LIMIT_UPPER_BASE_IDX … macro
Dnbio_7_2_0_offset.h16633 #define regBIFPLR5_0_PREF_LIMIT_UPPER_BASE_IDX … macro