Home
last modified time | relevance | path

Searched refs:pstate (Results 1 – 25 of 164) sorted by relevance

1234567

/linux-6.12.1/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
Dbase.c42 u8 pstate, u8 domain, u32 input) in nvkm_clk_adjust() argument
49 data = nvbios_boostEm(bios, pstate, &ver, &hdr, &cnt, &len, &boostE); in nvkm_clk_adjust()
112 nvkm_cstate_find_best(struct nvkm_clk *clk, struct nvkm_pstate *pstate, in nvkm_cstate_find_best() argument
119 if (!pstate || !cstate) in nvkm_cstate_find_best()
136 list_for_each_entry_from_reverse(cstate, &pstate->list, head) { in nvkm_cstate_find_best()
145 nvkm_cstate_get(struct nvkm_clk *clk, struct nvkm_pstate *pstate, int cstatei) in nvkm_cstate_get() argument
149 return list_last_entry(&pstate->list, typeof(*cstate), head); in nvkm_cstate_get()
151 list_for_each_entry(cstate, &pstate->list, head) { in nvkm_cstate_get()
160 nvkm_cstate_prog(struct nvkm_clk *clk, struct nvkm_pstate *pstate, int cstatei) in nvkm_cstate_prog() argument
169 if (!list_empty(&pstate->list)) { in nvkm_cstate_prog()
[all …]
/linux-6.12.1/arch/arm64/kernel/
Dtraps.c52 static bool __kprobes __check_eq(unsigned long pstate) in __check_eq() argument
54 return (pstate & PSR_Z_BIT) != 0; in __check_eq()
57 static bool __kprobes __check_ne(unsigned long pstate) in __check_ne() argument
59 return (pstate & PSR_Z_BIT) == 0; in __check_ne()
62 static bool __kprobes __check_cs(unsigned long pstate) in __check_cs() argument
64 return (pstate & PSR_C_BIT) != 0; in __check_cs()
67 static bool __kprobes __check_cc(unsigned long pstate) in __check_cc() argument
69 return (pstate & PSR_C_BIT) == 0; in __check_cc()
72 static bool __kprobes __check_mi(unsigned long pstate) in __check_mi() argument
74 return (pstate & PSR_N_BIT) != 0; in __check_mi()
[all …]
Dprocess.c161 u64 pstate = regs->pstate; in print_pstate() local
165 pstate, in print_pstate()
166 pstate & PSR_AA32_N_BIT ? 'N' : 'n', in print_pstate()
167 pstate & PSR_AA32_Z_BIT ? 'Z' : 'z', in print_pstate()
168 pstate & PSR_AA32_C_BIT ? 'C' : 'c', in print_pstate()
169 pstate & PSR_AA32_V_BIT ? 'V' : 'v', in print_pstate()
170 pstate & PSR_AA32_Q_BIT ? 'Q' : 'q', in print_pstate()
171 pstate & PSR_AA32_T_BIT ? "T32" : "A32", in print_pstate()
172 pstate & PSR_AA32_E_BIT ? "BE" : "LE", in print_pstate()
173 pstate & PSR_AA32_A_BIT ? 'A' : 'a', in print_pstate()
[all …]
/linux-6.12.1/tools/power/cpupower/utils/helpers/
Damd.c33 } pstate; member
57 static int get_did(union core_pstate pstate) in get_did() argument
66 t = pstate.pstatedef.did; in get_did()
68 t = pstate.val & 0xf; in get_did()
70 t = pstate.pstate.did; in get_did()
75 static int get_cof(union core_pstate pstate) in get_cof() argument
80 did = get_did(pstate); in get_cof()
83 fid = pstate.pstatedef2.fid; in get_cof()
87 fid = pstate.pstatedef.fid; in get_cof()
92 fid = pstate.pstate.fid; in get_cof()
[all …]
/linux-6.12.1/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_plane.c577 static void _dpu_plane_color_fill_pipe(struct dpu_plane_state *pstate, in _dpu_plane_color_fill_pipe() argument
607 _dpu_plane_setup_scaler(pipe, fmt, true, &pipe_cfg, pstate->rotation); in _dpu_plane_color_fill_pipe()
622 struct dpu_plane_state *pstate = to_dpu_plane_state(plane->state); in _dpu_plane_color_fill() local
637 _dpu_plane_color_fill_pipe(pstate, &pstate->pipe, &pstate->pipe_cfg.dst_rect, in _dpu_plane_color_fill()
640 if (pstate->r_pipe.sspp) in _dpu_plane_color_fill()
641 _dpu_plane_color_fill_pipe(pstate, &pstate->r_pipe, &pstate->r_pipe_cfg.dst_rect, in _dpu_plane_color_fill()
650 struct dpu_plane_state *pstate = to_dpu_plane_state(new_state); in dpu_plane_prepare_fb() local
661 pstate->aspace = kms->base.aspace; in dpu_plane_prepare_fb()
670 if (pstate->aspace) { in dpu_plane_prepare_fb()
672 pstate->aspace, pstate->needs_dirtyfb); in dpu_plane_prepare_fb()
[all …]
Ddpu_crtc.c323 struct dpu_plane_state *pstate, const struct msm_format *format) in _dpu_crtc_setup_blend_cfg() argument
329 fg_alpha = pstate->base.alpha >> 8; in _dpu_crtc_setup_blend_cfg()
333 if (pstate->base.pixel_blend_mode == DRM_MODE_BLEND_PIXEL_NONE || in _dpu_crtc_setup_blend_cfg()
337 } else if (pstate->base.pixel_blend_mode == DRM_MODE_BLEND_PREMULTI) { in _dpu_crtc_setup_blend_cfg()
362 lm->ops.setup_blend_config(lm, pstate->stage, in _dpu_crtc_setup_blend_cfg()
442 struct dpu_plane_state *pstate = NULL; in _dpu_crtc_blend_setup_mixer() local
459 pstate = to_dpu_plane_state(state); in _dpu_crtc_blend_setup_mixer()
462 format = msm_framebuffer_format(pstate->base.fb); in _dpu_crtc_blend_setup_mixer()
464 if (pstate->stage == DPU_STAGE_BASE && format->alpha_enable) in _dpu_crtc_blend_setup_mixer()
467 set_bit(pstate->pipe.sspp->idx, fetch_active); in _dpu_crtc_blend_setup_mixer()
[all …]
/linux-6.12.1/arch/arm64/include/asm/
Dptrace.h128 unsigned long pstate; in compat_psr_to_pstate() local
130 pstate = psr & ~COMPAT_PSR_DIT_BIT; in compat_psr_to_pstate()
133 pstate |= PSR_AA32_DIT_BIT; in compat_psr_to_pstate()
135 return pstate; in compat_psr_to_pstate()
138 static inline unsigned long pstate_to_compat_psr(const unsigned long pstate) in pstate_to_compat_psr() argument
142 psr = pstate & ~PSR_AA32_DIT_BIT; in pstate_to_compat_psr()
144 if (pstate & PSR_AA32_DIT_BIT) in pstate_to_compat_psr()
162 u64 pstate; member
193 #define MAX_REG_OFFSET offsetof(struct pt_regs, pstate)
199 (((regs)->pstate & PSR_AA32_T_BIT))
[all …]
/linux-6.12.1/drivers/cpufreq/
Dintel_pstate.c234 struct pstate_data pstate; member
290 u64 (*get_val)(struct cpudata*, int pstate);
535 if (freq == cpu->pstate.turbo_freq) in intel_pstate_freq_to_hwp_rel()
536 return cpu->pstate.turbo_pstate; in intel_pstate_freq_to_hwp_rel()
538 if (freq == cpu->pstate.max_freq) in intel_pstate_freq_to_hwp_rel()
539 return cpu->pstate.max_pstate; in intel_pstate_freq_to_hwp_rel()
543 return freq / cpu->pstate.scaling; in intel_pstate_freq_to_hwp_rel()
545 return DIV_ROUND_CLOSEST(freq, cpu->pstate.scaling); in intel_pstate_freq_to_hwp_rel()
548 return DIV_ROUND_UP(freq, cpu->pstate.scaling); in intel_pstate_freq_to_hwp_rel()
569 int perf_ctl_max_phys = cpu->pstate.max_pstate_physical; in intel_pstate_hybrid_hwp_adjust()
[all …]
Dapple-soc-cpufreq.c109 unsigned int pstate; in apple_soc_cpufreq_get_rate() local
114 pstate = (reg & priv->info->cur_pstate_mask) >> priv->info->cur_pstate_shift; in apple_soc_cpufreq_get_rate()
122 pstate = FIELD_GET(APPLE_DVFS_CMD_PS1, reg); in apple_soc_cpufreq_get_rate()
126 if (p->driver_data == pstate) in apple_soc_cpufreq_get_rate()
130 pstate); in apple_soc_cpufreq_get_rate()
138 unsigned int pstate = policy->freq_table[index].driver_data; in apple_soc_cpufreq_set_target() local
152 reg |= FIELD_PREP(APPLE_DVFS_CMD_PS1, pstate); in apple_soc_cpufreq_set_target()
153 reg |= FIELD_PREP(APPLE_DVFS_CMD_PS2, pstate); in apple_soc_cpufreq_set_target()
Dbrcmstb-avs-cpufreq.c388 static int brcm_avs_get_pstate(struct private_data *priv, unsigned int *pstate) in brcm_avs_get_pstate() argument
396 *pstate = args[0]; in brcm_avs_get_pstate()
401 static int brcm_avs_set_pstate(struct private_data *priv, unsigned int pstate) in brcm_avs_set_pstate() argument
405 args[0] = pstate; in brcm_avs_set_pstate()
429 unsigned int pstate; in brcm_avs_get_freq_table() local
433 ret = brcm_avs_get_pstate(priv, &pstate); in brcm_avs_get_freq_table()
456 ret = brcm_avs_set_pstate(priv, pstate); in brcm_avs_get_freq_table()
646 unsigned int pstate; in brcm_avs_cpufreq_init() local
648 ret = brcm_avs_get_pstate(priv, &pstate); in brcm_avs_cpufreq_init()
650 policy->cur = freq_table[pstate].frequency; in brcm_avs_cpufreq_init()
[all …]
/linux-6.12.1/drivers/regulator/
Dpwm-regulator.c86 struct pwm_state pstate; in pwm_regulator_set_voltage_sel() local
89 pwm_init_state(drvdata->pwm, &pstate); in pwm_regulator_set_voltage_sel()
90 pwm_set_relative_duty_cycle(&pstate, in pwm_regulator_set_voltage_sel()
93 ret = pwm_apply_might_sleep(drvdata->pwm, &pstate); in pwm_regulator_set_voltage_sel()
154 struct pwm_state pstate; in pwm_regulator_get_voltage() local
158 pwm_get_state(drvdata->pwm, &pstate); in pwm_regulator_get_voltage()
160 if (!pstate.enabled) { in pwm_regulator_get_voltage()
161 if (pstate.polarity == PWM_POLARITY_INVERSED) in pwm_regulator_get_voltage()
162 pstate.duty_cycle = pstate.period; in pwm_regulator_get_voltage()
164 pstate.duty_cycle = 0; in pwm_regulator_get_voltage()
[all …]
/linux-6.12.1/drivers/gpu/drm/arm/
Dmalidp_crtc.c259 const struct drm_plane_state *pstate; in malidp_crtc_atomic_check_scaling() local
274 drm_atomic_crtc_state_for_each_plane_state(plane, pstate, state) { in malidp_crtc_atomic_check_scaling()
285 h_upscale_factor = div_u64((u64)pstate->crtc_w << 32, in malidp_crtc_atomic_check_scaling()
286 pstate->src_w); in malidp_crtc_atomic_check_scaling()
287 v_upscale_factor = div_u64((u64)pstate->crtc_h << 32, in malidp_crtc_atomic_check_scaling()
288 pstate->src_h); in malidp_crtc_atomic_check_scaling()
293 if (pstate->rotation & MALIDP_ROTATED_MASK) { in malidp_crtc_atomic_check_scaling()
294 s->input_w = pstate->src_h >> 16; in malidp_crtc_atomic_check_scaling()
295 s->input_h = pstate->src_w >> 16; in malidp_crtc_atomic_check_scaling()
297 s->input_w = pstate->src_w >> 16; in malidp_crtc_atomic_check_scaling()
[all …]
/linux-6.12.1/Documentation/admin-guide/pm/
Damd-pstate.rst5 ``amd-pstate`` CPU Performance Scaling Driver
16 ``amd-pstate`` is the AMD CPU performance scaling driver that introduces a
26 ``amd-pstate`` leverages the Linux kernel governors such as ``schedutil``,
30 Volume 2: System Programming [1]_). Currently, ``amd-pstate`` supports basic
45 interpreter for performance adjustments. ``amd-pstate`` will initialize a
117 effectively conveys the most efficient performance level to ``amd-pstate``.
130 ``amd-pstate`` passes performance goals through these registers. The
136 ``amd-pstate`` specifies the minimum allowed performance level.
141 ``amd-pstate`` specifies a limit the maximum performance that is expected
147 ``amd-pstate`` specifies a desired target in the CPPC performance scale as
[all …]
/linux-6.12.1/samples/bpf/
Dcpustat_kern.c106 u64 *cts, *pts, *cstate, *pstate, prev_state, cur_ts, delta; in bpf_prog1() local
131 pstate = bpf_map_lookup_elem(&my_map, &key); in bpf_prog1()
132 if (!pstate) in bpf_prog1()
171 pstate_idx = find_cpu_pstate_idx(*pstate); in bpf_prog1()
214 u64 *pts, *cstate, *pstate, cur_ts, delta; in bpf_prog2() local
226 pstate = bpf_map_lookup_elem(&my_map, &key); in bpf_prog2()
227 if (!pstate) in bpf_prog2()
235 *pstate = ctx->state; in bpf_prog2()
267 pstate_idx = find_cpu_pstate_idx(*pstate); in bpf_prog2()
/linux-6.12.1/drivers/pinctrl/sophgo/
Dpinctrl-cv1800b.c39 u32 pstate = psmap[pin->power_domain]; in cv1800b_get_pull_up() local
46 if (pstate == PIN_POWER_STATE_1V8) in cv1800b_get_pull_up()
48 if (pstate == PIN_POWER_STATE_3V3) in cv1800b_get_pull_up()
59 u32 pstate = psmap[pin->power_domain]; in cv1800b_get_pull_down() local
66 if (pstate == PIN_POWER_STATE_1V8) in cv1800b_get_pull_down()
68 if (pstate == PIN_POWER_STATE_3V3) in cv1800b_get_pull_down()
115 u32 pstate = psmap[pin->power_domain]; in cv1800b_get_oc_map() local
123 if (pstate == PIN_POWER_STATE_1V8) { in cv1800b_get_oc_map()
126 } else if (pstate == PIN_POWER_STATE_3V3) { in cv1800b_get_oc_map()
160 u32 pstate = psmap[pin->power_domain]; in cv1800b_get_schmitt_map() local
[all …]
Dpinctrl-sg2002.c39 u32 pstate = psmap[pin->power_domain]; in sg2002_get_pull_up() local
46 if (pstate == PIN_POWER_STATE_1V8) in sg2002_get_pull_up()
48 if (pstate == PIN_POWER_STATE_3V3) in sg2002_get_pull_up()
59 u32 pstate = psmap[pin->power_domain]; in sg2002_get_pull_down() local
66 if (pstate == PIN_POWER_STATE_1V8) in sg2002_get_pull_down()
68 if (pstate == PIN_POWER_STATE_3V3) in sg2002_get_pull_down()
115 u32 pstate = psmap[pin->power_domain]; in sg2002_get_oc_map() local
123 if (pstate == PIN_POWER_STATE_1V8) { in sg2002_get_oc_map()
126 } else if (pstate == PIN_POWER_STATE_3V3) { in sg2002_get_oc_map()
160 u32 pstate = psmap[pin->power_domain]; in sg2002_get_schmitt_map() local
[all …]
Dpinctrl-sg2000.c45 u32 pstate = psmap[pin->power_domain]; in sg2000_get_pull_up() local
52 if (pstate == PIN_POWER_STATE_1V8) in sg2000_get_pull_up()
54 if (pstate == PIN_POWER_STATE_3V3) in sg2000_get_pull_up()
65 u32 pstate = psmap[pin->power_domain]; in sg2000_get_pull_down() local
72 if (pstate == PIN_POWER_STATE_1V8) in sg2000_get_pull_down()
74 if (pstate == PIN_POWER_STATE_3V3) in sg2000_get_pull_down()
121 u32 pstate = psmap[pin->power_domain]; in sg2000_get_oc_map() local
129 if (pstate == PIN_POWER_STATE_1V8) { in sg2000_get_oc_map()
132 } else if (pstate == PIN_POWER_STATE_3V3) { in sg2000_get_oc_map()
166 u32 pstate = psmap[pin->power_domain]; in sg2000_get_schmitt_map() local
[all …]
/linux-6.12.1/drivers/gpu/drm/nouveau/nvkm/engine/device/
Dctrl.c55 args->v0.pstate = clk->pstate; in nvkm_control_mthd_pstate_info()
61 args->v0.pstate = NVIF_CONTROL_PSTATE_INFO_V0_PSTATE_UNKNOWN; in nvkm_control_mthd_pstate_info()
75 struct nvkm_pstate *pstate; in nvkm_control_mthd_pstate_attr() local
106 list_for_each_entry(pstate, &clk->states, head) { in nvkm_control_mthd_pstate_attr()
111 lo = pstate->base.domain[domain->name]; in nvkm_control_mthd_pstate_attr()
113 list_for_each_entry(cstate, &pstate->list, head) { in nvkm_control_mthd_pstate_attr()
118 args->v0.state = pstate->pstate; in nvkm_control_mthd_pstate_attr()
/linux-6.12.1/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_plane.c67 struct mdp5_plane_state *pstate = to_mdp5_plane_state(state); in mdp5_plane_atomic_print_state() local
70 drm_printf(p, "\thwpipe=%s\n", pstate->hwpipe ? in mdp5_plane_atomic_print_state()
71 pstate->hwpipe->name : "(null)"); in mdp5_plane_atomic_print_state()
74 pstate->r_hwpipe ? pstate->r_hwpipe->name : in mdp5_plane_atomic_print_state()
76 drm_printf(p, "\tblend_mode=%u\n", pstate->base.pixel_blend_mode); in mdp5_plane_atomic_print_state()
77 drm_printf(p, "\tzpos=%u\n", pstate->base.zpos); in mdp5_plane_atomic_print_state()
78 drm_printf(p, "\tnormalized_zpos=%u\n", pstate->base.normalized_zpos); in mdp5_plane_atomic_print_state()
79 drm_printf(p, "\talpha=%u\n", pstate->base.alpha); in mdp5_plane_atomic_print_state()
80 drm_printf(p, "\tstage=%s\n", stage2name(pstate->stage)); in mdp5_plane_atomic_print_state()
119 struct mdp5_plane_state *pstate = to_mdp5_plane_state(state); in mdp5_plane_destroy_state() local
[all …]
/linux-6.12.1/arch/sparc/kernel/
Drtrap_64.S28 661: wrpr %g0, RTRAP_PSTATE, %pstate
36 wrpr %g0, RTRAP_PSTATE|PSTATE_MCDE, %pstate
39 wrpr %g0, RTRAP_PSTATE_IRQOFF, %pstate
44 661: wrpr %g0, RTRAP_PSTATE, %pstate
52 wrpr %g0, RTRAP_PSTATE|PSTATE_MCDE, %pstate
55 wrpr %g0, RTRAP_PSTATE_IRQOFF, %pstate
70 661: wrpr %g0, RTRAP_PSTATE, %pstate
78 wrpr %g0, RTRAP_PSTATE|PSTATE_MCDE, %pstate
80 wrpr %g0, RTRAP_PSTATE_IRQOFF, %pstate
159 to_user: wrpr %g0, RTRAP_PSTATE_IRQOFF, %pstate
[all …]
Dspiterrs.S159 rdpr %pstate, %g4
160 wrpr %g4, PSTATE_MG|PSTATE_AG, %pstate
187 rdpr %pstate, %g4
188 wrpr %g4, PSTATE_MG|PSTATE_AG, %pstate
207 rdpr %pstate, %g4
208 wrpr %g4, PSTATE_MG|PSTATE_AG, %pstate
226 rdpr %pstate, %g4
227 wrpr %g4, PSTATE_MG|PSTATE_AG, %pstate
/linux-6.12.1/drivers/net/wwan/
Dwwan_hwsim.c64 } pstate; member
108 port->pstate = AT_PARSER_WAIT_A; in wwan_hwsim_port_start()
145 if (port->pstate == AT_PARSER_WAIT_A) { in wwan_hwsim_port_tx()
147 port->pstate = AT_PARSER_WAIT_T; in wwan_hwsim_port_tx()
149 port->pstate = AT_PARSER_SKIP_LINE; in wwan_hwsim_port_tx()
150 } else if (port->pstate == AT_PARSER_WAIT_T) { in wwan_hwsim_port_tx()
152 port->pstate = AT_PARSER_WAIT_TERM; in wwan_hwsim_port_tx()
154 port->pstate = AT_PARSER_SKIP_LINE; in wwan_hwsim_port_tx()
155 } else if (port->pstate == AT_PARSER_WAIT_TERM) { in wwan_hwsim_port_tx()
165 port->pstate = AT_PARSER_WAIT_A; in wwan_hwsim_port_tx()
[all …]
/linux-6.12.1/tools/testing/selftests/amd-pstate/
Dbasic.sh27 if ! /sbin/modprobe -q -n amd-pstate-ut; then
31 if /sbin/modprobe -q amd-pstate-ut; then
32 /sbin/modprobe -q -r amd-pstate-ut
/linux-6.12.1/arch/arm64/kvm/
Dreset.c197 u32 pstate; in kvm_reset_vcpu() local
224 pstate = VCPU_RESET_PSTATE_SVC; in kvm_reset_vcpu()
226 pstate = VCPU_RESET_PSTATE_EL2; in kvm_reset_vcpu()
228 pstate = VCPU_RESET_PSTATE_EL1; in kvm_reset_vcpu()
237 vcpu_gp_regs(vcpu)->pstate = pstate; in kvm_reset_vcpu()
/linux-6.12.1/drivers/gpu/drm/tve200/
Dtve200_display.c72 struct drm_plane_state *pstate, in tve200_display_check() argument
77 struct drm_framebuffer *fb = pstate->fb; in tve200_display_check()
93 u32 offset = drm_fb_dma_get_gem_addr(fb, pstate, 0); in tve200_display_check()
265 struct drm_plane_state *pstate = plane->state; in tve200_display_update() local
266 struct drm_framebuffer *fb = pstate->fb; in tve200_display_update()
270 writel(drm_fb_dma_get_gem_addr(fb, pstate, 0), in tve200_display_update()
275 writel(drm_fb_dma_get_gem_addr(fb, pstate, 1), in tve200_display_update()
277 writel(drm_fb_dma_get_gem_addr(fb, pstate, 2), in tve200_display_update()

1234567