Home
last modified time | relevance | path

Searched refs:pll_a (Results 1 – 25 of 32) sorted by relevance

12

/linux-6.12.1/drivers/gpu/drm/i915/display/
Ddvo_ns2501.c209 u8 pll_a; /* PLL configuration, register A, 1B */ member
236 .pll_a = 17,
256 .pll_a = 25,
275 .pll_a = 11,
613 ns2501_writeb(dvo, NS2501_REG1B, conf->pll_a); in ns2501_mode_set()
/linux-6.12.1/arch/arm/boot/dts/nvidia/
Dtegra20-plutux.dts60 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra20-tec.dts69 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra20-medcom-wide.dts95 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra20-trimslice.dts495 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra30-cardhu.dtsi671 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra20-ventana.dts722 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra20-paz00.dts732 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra124-nyan.dtsi797 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra20-harmony.dts761 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra20-colibri.dtsi776 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra20-seaboard.dts920 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra30-colibri.dtsi1057 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra20-asus-tf101.dts1205 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra124-venice2.dts1249 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra114-dalmore.dts1281 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra30-apalis.dtsi1179 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra30-apalis-v1.1.dtsi1196 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra30-asus-nexus7-grouper-common.dtsi1228 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra30-asus-transformer-common.dtsi1685 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra20-acer-a500-picasso.dts1437 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra114-asus-tf701t.dts1828 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra30-lg-x3.dtsi1718 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra124-jetson-tk1.dts2044 clock-names = "pll_a", "pll_a_out0", "mclk";
Dtegra30-beaver.dts2132 clock-names = "pll_a", "pll_a_out0", "mclk";

12