Home
last modified time | relevance | path

Searched refs:phyclk_khz (Results 1 – 19 of 19) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/
Drv1_clk_mgr.c225 || new_clocks->phyclk_khz > clk_mgr_base->clks.phyclk_khz in rv1_update_clocks()
230 if (should_set_clock(safe_to_lower, new_clocks->phyclk_khz, clk_mgr_base->clks.phyclk_khz)) { in rv1_update_clocks()
231 clk_mgr_base->clks.phyclk_khz = new_clocks->phyclk_khz; in rv1_update_clocks()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn201/
Ddcn201_clk_mgr.c116 if (should_set_clock(safe_to_lower, new_clocks->phyclk_khz, clk_mgr_base->clks.phyclk_khz)) in dcn201_update_clocks()
117 clk_mgr_base->clks.phyclk_khz = new_clocks->phyclk_khz; in dcn201_update_clocks()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
Ddcn20_clk_mgr.c353 if (should_set_clock(safe_to_lower, new_clocks->phyclk_khz, clk_mgr->clks.phyclk_khz)) { in dcn2_update_clocks_fpga()
354 clk_mgr->clks.phyclk_khz = new_clocks->phyclk_khz; in dcn2_update_clocks_fpga()
511 if (max_phyclk_req != clk_mgr_base->clks.phyclk_khz) { in dcn2_notify_link_rate_change()
512 clk_mgr_base->clks.phyclk_khz = max_phyclk_req; in dcn2_notify_link_rate_change()
513 …voltage_by_freq(&pp_smu->pp_smu, PP_SMU_NV_PHYCLK, khz_to_mhz_ceil(clk_mgr_base->clks.phyclk_khz)); in dcn2_notify_link_rate_change()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dce120/
Ddce120_clk_mgr.c112 if (should_set_clock(safe_to_lower, max_pix_clk, clk_mgr_base->clks.phyclk_khz)) { in dce12_update_clocks()
115 clk_mgr_base->clks.phyclk_khz = max_pix_clk; in dce12_update_clocks()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
Ddcn30_clk_mgr.c482 if (max_phyclk_req != clk_mgr_base->clks.phyclk_khz) { in dcn30_notify_link_rate_change()
483 clk_mgr_base->clks.phyclk_khz = max_phyclk_req; in dcn30_notify_link_rate_change()
484 …30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_PHYCLK, khz_to_mhz_ceil(clk_mgr_base->clks.phyclk_khz)); in dcn30_notify_link_rate_change()
/linux-6.12.1/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm_trace.h501 __field(int, phyclk_khz)
519 __entry->phyclk_khz = clk->phyclk_khz;
544 __entry->phyclk_khz,
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
Drn_clk_mgr.c557 if (max_phyclk_req != clk_mgr_base->clks.phyclk_khz) { in rn_notify_link_rate_change()
558 clk_mgr_base->clks.phyclk_khz = max_phyclk_req; in rn_notify_link_rate_change()
559 rn_vbios_smu_set_phyclk(clk_mgr, clk_mgr_base->clks.phyclk_khz); in rn_notify_link_rate_change()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/
Ddml2_wrapper.h63 unsigned int phyclk_khz; member
Ddml2_utils.c188 context->bw_ctx.bw.dcn.clk.phyclk_khz = out_clks->phyclk_khz; in dml2_copy_clocks_to_dc_state()
Ddml2_wrapper.c582 …out_clks.phyclk_khz = (unsigned int)dml2->v20.dml_core_ctx.states.state_array[lowest_state_idx].ph… in dml2_validate_and_build_resource()
640 …out_clks.phyclk_khz = (unsigned int)dml2->v20.dml_core_ctx.states.state_array[lowest_state_idx].ph… in dml2_validate_and_build_resource()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
Ddcn35_clk_mgr.c1008 if (should_set_clock(safe_to_lower, new_clocks->phyclk_khz, clk_mgr->clks.phyclk_khz)) { in dcn35_update_clocks_fpga()
1009 clk_mgr->clks.phyclk_khz = new_clocks->phyclk_khz; in dcn35_update_clocks_fpga()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/
Ddml_top_types.h276 unsigned long phyclk_khz; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dce/
Ddce_clk_mgr.c781 if (should_set_clock(safe_to_lower, max_pix_clk, clk_mgr->clks.phyclk_khz)) { in dce12_update_clocks()
784 clk_mgr->clks.phyclk_khz = max_pix_clk; in dce12_update_clocks()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/inc/
Ddml2_internal_shared_types.h214 unsigned int phyclk_khz; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_dpmm/
Ddml2_dpmm_dcn4.c363 …dpm(mode_support_result->per_stream[i].phyclk_khz, &display_cfg->stream_programming[i].min_clocks.… in map_min_clocks_to_dpm()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/calcs/
Ddcn_calcs.c1177 context->bw_ctx.bw.dcn.clk.phyclk_khz = v->phyclk_per_state[v->voltage_level]; in dcn_validate_bandwidth()
1416 dc, DM_PP_CLOCK_TYPE_DISPLAYPHYCLK, clocks->phyclk_khz); in dcn_find_dcfclk_suits_all()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/
Ddc.h587 int phyclk_khz; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
Ddcn10_hwseq.c3131 context->bw_ctx.bw.dcn.clk.phyclk_khz = 0; in dcn10_prepare_bandwidth()
3169 context->bw_ctx.bw.dcn.clk.phyclk_khz = 0; in dcn10_optimize_bandwidth()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/core/
Ddc.c5253 info->phyClock = (unsigned int)state->bw_ctx.bw.dcn.clk.phyclk_khz; in get_clock_requirements_for_state()