Home
last modified time | relevance | path

Searched refs:patched_crtc_timing (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn10/
Ddcn10_optc.c167 struct dc_crtc_timing patched_crtc_timing; in optc1_program_timing() local
185 patched_crtc_timing = *dc_crtc_timing; in optc1_program_timing()
186 apply_front_porch_workaround(&patched_crtc_timing); in optc1_program_timing()
187 optc1->orginal_patched_timing = patched_crtc_timing; in optc1_program_timing()
193 OTG_H_TOTAL, patched_crtc_timing.h_total - 1); in optc1_program_timing()
198 OTG_H_SYNC_A_END, patched_crtc_timing.h_sync_width); in optc1_program_timing()
201 asic_blank_start = patched_crtc_timing.h_total - in optc1_program_timing()
202 patched_crtc_timing.h_front_porch; in optc1_program_timing()
206 patched_crtc_timing.h_border_right - in optc1_program_timing()
207 patched_crtc_timing.h_addressable - in optc1_program_timing()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_timing_generator.c286 struct dc_crtc_timing patched_crtc_timing; in dce110_timing_generator_program_timing_generator() local
303 patched_crtc_timing = *dc_crtc_timing; in dce110_timing_generator_program_timing_generator()
305 dce110_timing_generator_apply_front_porch_workaround(tg, &patched_crtc_timing); in dce110_timing_generator_program_timing_generator()
309 bp_params.h_total = patched_crtc_timing.h_total; in dce110_timing_generator_program_timing_generator()
311 patched_crtc_timing.h_addressable; in dce110_timing_generator_program_timing_generator()
312 bp_params.v_total = patched_crtc_timing.v_total; in dce110_timing_generator_program_timing_generator()
313 bp_params.v_addressable = patched_crtc_timing.v_addressable; in dce110_timing_generator_program_timing_generator()
316 bp_params.h_sync_width = patched_crtc_timing.h_sync_width; in dce110_timing_generator_program_timing_generator()
318 bp_params.v_sync_width = patched_crtc_timing.v_sync_width; in dce110_timing_generator_program_timing_generator()
322 patched_crtc_timing.h_border_left; in dce110_timing_generator_program_timing_generator()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn20/
Ddcn20_fpu.c1110 struct dc_crtc_timing patched_crtc_timing; in dcn20_adjust_freesync_v_startup() local
1115 patched_crtc_timing = *dc_crtc_timing; in dcn20_adjust_freesync_v_startup()
1117 if (patched_crtc_timing.flags.INTERLACE == 1) { in dcn20_adjust_freesync_v_startup()
1118 if (patched_crtc_timing.v_front_porch < 2) in dcn20_adjust_freesync_v_startup()
1119 patched_crtc_timing.v_front_porch = 2; in dcn20_adjust_freesync_v_startup()
1121 if (patched_crtc_timing.v_front_porch < 1) in dcn20_adjust_freesync_v_startup()
1122 patched_crtc_timing.v_front_porch = 1; in dcn20_adjust_freesync_v_startup()
1126 asic_blank_start = patched_crtc_timing.v_total - in dcn20_adjust_freesync_v_startup()
1127 patched_crtc_timing.v_front_porch; in dcn20_adjust_freesync_v_startup()
1131 patched_crtc_timing.v_border_bottom - in dcn20_adjust_freesync_v_startup()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn32/
Ddcn32_fpu.c1611 struct dc_crtc_timing patched_crtc_timing; in dcn20_adjust_freesync_v_startup() local
1616 patched_crtc_timing = *dc_crtc_timing; in dcn20_adjust_freesync_v_startup()
1618 if (patched_crtc_timing.flags.INTERLACE == 1) { in dcn20_adjust_freesync_v_startup()
1619 if (patched_crtc_timing.v_front_porch < 2) in dcn20_adjust_freesync_v_startup()
1620 patched_crtc_timing.v_front_porch = 2; in dcn20_adjust_freesync_v_startup()
1622 if (patched_crtc_timing.v_front_porch < 1) in dcn20_adjust_freesync_v_startup()
1623 patched_crtc_timing.v_front_porch = 1; in dcn20_adjust_freesync_v_startup()
1627 asic_blank_start = patched_crtc_timing.v_total - in dcn20_adjust_freesync_v_startup()
1628 patched_crtc_timing.v_front_porch; in dcn20_adjust_freesync_v_startup()
1632 patched_crtc_timing.v_border_bottom - in dcn20_adjust_freesync_v_startup()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
Ddcn10_hwseq.c3776 struct dc_crtc_timing patched_crtc_timing; in dcn10_get_vupdate_offset_from_vsync() local
3781 patched_crtc_timing = *dc_crtc_timing; in dcn10_get_vupdate_offset_from_vsync()
3782 apply_front_porch_workaround(&patched_crtc_timing); in dcn10_get_vupdate_offset_from_vsync()
3784 interlace_factor = patched_crtc_timing.flags.INTERLACE ? 2 : 1; in dcn10_get_vupdate_offset_from_vsync()
3786 vesa_sync_start = patched_crtc_timing.v_addressable + in dcn10_get_vupdate_offset_from_vsync()
3787 patched_crtc_timing.v_border_bottom + in dcn10_get_vupdate_offset_from_vsync()
3788 patched_crtc_timing.v_front_porch; in dcn10_get_vupdate_offset_from_vsync()
3790 asic_blank_end = (patched_crtc_timing.v_total - in dcn10_get_vupdate_offset_from_vsync()
3792 patched_crtc_timing.v_border_top) in dcn10_get_vupdate_offset_from_vsync()