/linux-6.12.1/drivers/gpu/drm/nouveau/nvkm/falcon/ |
D | v1.c | 39 nvkm_falcon_wr32(falcon, 0x180 + (port * 16), reg); in nvkm_falcon_v1_load_imem() 43 nvkm_falcon_wr32(falcon, 0x188 + (port * 16), tag++); in nvkm_falcon_v1_load_imem() 44 nvkm_falcon_wr32(falcon, 0x184 + (port * 16), ((u32 *)data)[i]); in nvkm_falcon_v1_load_imem() 56 nvkm_falcon_wr32(falcon, 0x188 + (port * 16), tag++); in nvkm_falcon_v1_load_imem() 57 nvkm_falcon_wr32(falcon, 0x184 + (port * 16), in nvkm_falcon_v1_load_imem() 64 nvkm_falcon_wr32(falcon, 0x184 + (port * 16), 0); in nvkm_falcon_v1_load_imem() 76 nvkm_falcon_wr32(falcon, 0x1c0 + (port * 8), start | (0x1 << 24)); in nvkm_falcon_v1_load_dmem() 78 nvkm_falcon_wr32(falcon, 0x1c4 + (port * 8), ((u32 *)data)[i]); in nvkm_falcon_v1_load_dmem() 87 nvkm_falcon_wr32(falcon, 0x1c4 + (port * 8), in nvkm_falcon_v1_load_dmem() 98 nvkm_falcon_wr32(falcon, 0x130, 0x2); in nvkm_falcon_v1_start() [all …]
|
D | ga102.c | 42 nvkm_falcon_wr32(falcon, 0x114, mem_base); in ga102_flcn_dma_xfer() 43 nvkm_falcon_wr32(falcon, 0x11c, dma_base); in ga102_flcn_dma_xfer() 44 nvkm_falcon_wr32(falcon, 0x118, cmd); in ga102_flcn_dma_xfer() 57 nvkm_falcon_wr32(falcon, 0x110, dma_addr >> 8); in ga102_flcn_dma_init() 58 nvkm_falcon_wr32(falcon, 0x128, 0x00000000); in ga102_flcn_dma_init() 101 nvkm_falcon_wr32(falcon, falcon->addr2 + 0x668, 0x00000000); in ga102_flcn_select() 117 nvkm_falcon_wr32(falcon, falcon->addr2 + 0x210, fw->dmem_sign); in ga102_flcn_fw_boot() 118 nvkm_falcon_wr32(falcon, falcon->addr2 + 0x19c, fw->engine_id); in ga102_flcn_fw_boot() 119 nvkm_falcon_wr32(falcon, falcon->addr2 + 0x198, fw->ucode_id); in ga102_flcn_fw_boot() 120 nvkm_falcon_wr32(falcon, falcon->addr2 + 0x180, 0x00000001); in ga102_flcn_fw_boot() [all …]
|
D | gm200.c | 37 nvkm_falcon_wr32(falcon, 0x148, sp); in gm200_flcn_tracepc() 66 nvkm_falcon_wr32(falcon, 0x1c0 + (port * 8), BIT(25) | dmem_base); in gm200_flcn_pio_dmem_rd_init() 73 nvkm_falcon_wr32(falcon, 0x1c4 + (port * 8), *(u32 *)img); in gm200_flcn_pio_dmem_wr() 84 nvkm_falcon_wr32(falcon, 0x1c0 + (port * 8), BIT(24) | dmem_base); in gm200_flcn_pio_dmem_wr_init() 100 nvkm_falcon_wr32(falcon, 0x180 + (port * 0x10), (sec ? BIT(28) : 0) | BIT(24) | imem_base); in gm200_flcn_pio_imem_wr_init() 106 nvkm_falcon_wr32(falcon, 0x188 + (port * 0x10), tag++); in gm200_flcn_pio_imem_wr() 108 nvkm_falcon_wr32(falcon, 0x184 + (port * 0x10), *(u32 *)img); in gm200_flcn_pio_imem_wr() 135 nvkm_falcon_wr32(falcon, 0x054, (1 << 30) | (target << 28) | (addr >> 12)); in gm200_flcn_bind_inst() 179 nvkm_falcon_wr32(falcon, 0x084, nvkm_rd32(device, 0x000000)); in gm200_flcn_enable() 196 nvkm_falcon_wr32(falcon, 0x014, 0xffffffff); in gm200_flcn_disable() [all …]
|
D | gp102.c | 37 nvkm_falcon_wr32(falcon, 0xac0 + (port * 8), BIT(25) | dmem_base); in gp102_flcn_pio_emem_rd_init() 44 nvkm_falcon_wr32(falcon, 0xac4 + (port * 8), *(u32 *)img); in gp102_flcn_pio_emem_wr() 53 nvkm_falcon_wr32(falcon, 0xac0 + (port * 8), BIT(24) | emem_base); in gp102_flcn_pio_emem_wr_init()
|
D | ga100.c | 27 nvkm_falcon_wr32(falcon, 0x3e8, 0x00000001); in ga100_flcn_intr_retrigger()
|
D | msgq.c | 38 nvkm_falcon_wr32(falcon, msgq->tail_reg, msgq->position); in nvkm_falcon_msgq_close()
|
D | cmdq.c | 95 nvkm_falcon_wr32(cmdq->qmgr->falcon, cmdq->head_reg, cmdq->position); in nvkm_falcon_cmdq_close()
|
/linux-6.12.1/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/ |
D | gm200.c | 29 nvkm_falcon_wr32(falcon, 0x200, 0x0000030e); in gm200_pmu_flcn_bind_stat() 36 nvkm_falcon_wr32(falcon, 0xe00, 4); /* DMAIDX_UCODE */ in gm200_pmu_flcn_bind_inst() 37 nvkm_falcon_wr32(falcon, 0xe04, 0); /* DMAIDX_VIRT */ in gm200_pmu_flcn_bind_inst() 38 nvkm_falcon_wr32(falcon, 0xe08, 4); /* DMAIDX_PHYS_VID */ in gm200_pmu_flcn_bind_inst() 39 nvkm_falcon_wr32(falcon, 0xe0c, 5); /* DMAIDX_PHYS_SYS_COH */ in gm200_pmu_flcn_bind_inst() 40 nvkm_falcon_wr32(falcon, 0xe10, 6); /* DMAIDX_PHYS_SYS_NCOH */ in gm200_pmu_flcn_bind_inst() 42 nvkm_falcon_wr32(falcon, 0x480, (1 << 30) | (target << 28) | (addr >> 12)); in gm200_pmu_flcn_bind_inst()
|
D | gk20a.c | 109 nvkm_falcon_wr32(falcon, 0x508 + (BUSY_SLOT * 0x10), 0x80000000); in gk20a_pmu_dvfs_reset_dev_status() 110 nvkm_falcon_wr32(falcon, 0x508 + (CLK_SLOT * 0x10), 0x80000000); in gk20a_pmu_dvfs_reset_dev_status() 182 nvkm_falcon_wr32(falcon, 0x504 + (BUSY_SLOT * 0x10), 0x00200001); in gk20a_pmu_init() 183 nvkm_falcon_wr32(falcon, 0x50c + (BUSY_SLOT * 0x10), 0x00000002); in gk20a_pmu_init() 184 nvkm_falcon_wr32(falcon, 0x50c + (CLK_SLOT * 0x10), 0x00000003); in gk20a_pmu_init()
|
/linux-6.12.1/drivers/gpu/drm/nouveau/nvkm/engine/sec2/ |
D | gp102.c | 176 nvkm_falcon_wr32(falcon, 0x004, 0x00000040); in gp102_sec2_intr() 186 nvkm_falcon_wr32(falcon, 0x004, 0x00000010); in gp102_sec2_intr() 192 nvkm_falcon_wr32(falcon, 0x004, intr); in gp102_sec2_intr()
|
D | base.c | 86 nvkm_falcon_wr32(falcon, 0x014, 0xffffffff); in nvkm_sec2_init()
|
/linux-6.12.1/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/ |
D | r535.c | 216 nvkm_falcon_wr32(&gsp->falcon, 0xc00, 0x00000000); in r535_gsp_cmdq_push() 842 nvkm_falcon_wr32(&gsp->falcon, 0x004, 0x00000040); in r535_gsp_intr() 849 nvkm_falcon_wr32(&gsp->falcon, 0x014, stat); in r535_gsp_intr() 850 nvkm_falcon_wr32(&gsp->falcon, 0x004, stat); in r535_gsp_intr() 1826 nvkm_falcon_wr32(&gsp->falcon, 0x10c, 0x00000000); in r535_gsp_msg_run_cpu_sequencer() 1831 nvkm_falcon_wr32(&gsp->falcon, 0x130, 0x00000002); in r535_gsp_msg_run_cpu_sequencer() 1833 nvkm_falcon_wr32(&gsp->falcon, 0x100, 0x00000002); in r535_gsp_msg_run_cpu_sequencer() 1852 nvkm_falcon_wr32(&gsp->falcon, 0x040, lower_32_bits(gsp->libos.addr)); in r535_gsp_msg_run_cpu_sequencer() 1853 nvkm_falcon_wr32(&gsp->falcon, 0x044, upper_32_bits(gsp->libos.addr)); in r535_gsp_msg_run_cpu_sequencer() 1869 nvkm_falcon_wr32(&gsp->falcon, 0x080, gsp->boot.app_version); in r535_gsp_msg_run_cpu_sequencer() [all …]
|
/linux-6.12.1/drivers/gpu/drm/nouveau/include/nvkm/engine/ |
D | falcon.h | 119 nvkm_falcon_wr32(struct nvkm_falcon *falcon, u32 addr, u32 data) in nvkm_falcon_wr32() function
|