| /linux-6.12.1/drivers/crypto/intel/qat/qat_common/ |
| D | adf_isr.c | 25 u32 msix_num_entries = hw_data->num_banks + 1; in adf_enable_msix()
183 int clust_irq = hw_data->num_banks; in adf_free_irqs()
187 for (i = 0; i < hw_data->num_banks; i++) { in adf_free_irqs()
208 int clust_irq = hw_data->num_banks; in adf_request_irqs()
214 for (i = 0; i < hw_data->num_banks; i++) { in adf_request_irqs()
238 cpu = ((accel_dev->accel_id * hw_data->num_banks) + in adf_request_irqs()
278 msix_num_entries += hw_data->num_banks; in adf_isr_alloc_msix_vectors_data()
302 for (i = 0; i < hw_data->num_banks; i++) in adf_setup_bh()
315 for (i = 0; i < hw_data->num_banks; i++) { in adf_cleanup_bh()
|
| D | adf_transport.c | 479 u32 num_banks = 0; in adf_init_etr_data() local
487 num_banks = GET_MAX_BANKS(accel_dev); in adf_init_etr_data()
488 size = num_banks * sizeof(struct adf_etr_bank_data); in adf_init_etr_data()
503 for (i = 0; i < num_banks; i++) { in adf_init_etr_data()
546 u32 i, num_banks = GET_MAX_BANKS(accel_dev); in adf_cleanup_etr_handles() local
548 for (i = 0; i < num_banks; i++) in adf_cleanup_etr_handles()
|
| D | adf_gen4_hw_data.c | 231 if (bank_number >= hw_data->num_banks) in adf_gen4_ring_pair_reset()
638 if (bank_number >= hw_data->num_banks || !state) in adf_gen4_bank_state_save()
658 if (bank_number >= hw_data->num_banks || !state) in adf_gen4_bank_state_restore()
|
| /linux-6.12.1/drivers/nvmem/ |
| D | nintendo-otp.c | 35 unsigned int num_banks; member
40 .num_banks = 1,
45 .num_banks = 8,
101 config.size = data->num_banks * BANK_SIZE; in nintendo_otp_probe()
|
| /linux-6.12.1/drivers/hwspinlock/ |
| D | sun6i_hwspinlock.c | 96 u32 num_banks; in sun6i_hwspinlock_probe() local
146 num_banks = readl(io_base + SPINLOCK_SYSSTATUS_REG) >> 28; in sun6i_hwspinlock_probe()
147 switch (num_banks) { in sun6i_hwspinlock_probe()
149 priv->nlocks = 1 << (4 + num_banks); in sun6i_hwspinlock_probe()
153 dev_err(&pdev->dev, "unsupported hwspinlock setup (%d)\n", num_banks); in sun6i_hwspinlock_probe()
|
| /linux-6.12.1/drivers/mtd/nand/raw/ingenic/ |
| D | ingenic_nand_drv.c | 47 unsigned int num_banks; member
49 struct ingenic_nand_cs cs[] __counted_by(num_banks);
446 if (num_chips > nfc->num_banks) { in ingenic_nand_init_chips()
448 num_chips, nfc->num_banks); in ingenic_nand_init_chips()
469 unsigned int num_banks; in ingenic_nand_probe() local
473 num_banks = jz4780_nemc_num_banks(dev); in ingenic_nand_probe()
474 if (num_banks == 0) { in ingenic_nand_probe()
479 nfc = devm_kzalloc(dev, struct_size(nfc, cs, num_banks), GFP_KERNEL); in ingenic_nand_probe()
496 nfc->num_banks = num_banks; in ingenic_nand_probe()
|
| /linux-6.12.1/drivers/gpio/ |
| D | gpio-brcmstb.c | 361 int num_banks = in brcmstb_gpio_sanity_check_banks() local
364 if (res_num_banks != num_banks) { in brcmstb_gpio_sanity_check_banks()
366 res_num_banks, num_banks); in brcmstb_gpio_sanity_check_banks()
595 int num_banks = 0; in brcmstb_gpio_probe() local
647 num_banks); in brcmstb_gpio_probe()
648 num_banks++; in brcmstb_gpio_probe()
660 bank->id = num_banks; in brcmstb_gpio_probe()
720 num_banks++; in brcmstb_gpio_probe()
|
| D | gpio-tegra186.c | 105 unsigned int num_banks; member
799 if (gpio->num_irq > gpio->num_banks) { in tegra186_gpio_irqs_per_bank()
800 if (gpio->num_irq % gpio->num_banks != 0) in tegra186_gpio_irqs_per_bank()
804 if (gpio->num_irq < gpio->num_banks) in tegra186_gpio_irqs_per_bank()
807 gpio->num_irqs_per_bank = gpio->num_irq / gpio->num_banks; in tegra186_gpio_irqs_per_bank()
816 gpio->num_irq, gpio->num_banks); in tegra186_gpio_irqs_per_bank()
839 if (gpio->soc->ports[i].bank > gpio->num_banks) in tegra186_gpio_probe()
840 gpio->num_banks = gpio->soc->ports[i].bank; in tegra186_gpio_probe()
842 gpio->num_banks++; in tegra186_gpio_probe()
951 irq->parents = devm_kcalloc(&pdev->dev, gpio->num_banks, in tegra186_gpio_probe()
[all …]
|
| D | gpio-stmpe.c | 182 int num_banks = DIV_ROUND_UP(stmpe->num_gpios, 8); in stmpe_gpio_irq_sync_unlock() local
213 for (j = 0; j < num_banks; j++) { in stmpe_gpio_irq_sync_unlock()
383 int num_banks = DIV_ROUND_UP(stmpe->num_gpios, 8); in stmpe_gpio_irq() local
401 ret = stmpe_block_read(stmpe, statmsbreg, num_banks, status); in stmpe_gpio_irq()
405 for (i = 0; i < num_banks; i++) { in stmpe_gpio_irq()
407 num_banks - i - 1; in stmpe_gpio_irq()
|
| D | gpio-eic-sprd.c | 617 u16 num_banks = 0; in sprd_eic_probe() local
652 num_banks++; in sprd_eic_probe()
656 sprd_eic->chip.ngpio = num_banks * SPRD_EIC_PER_BANK_NR; in sprd_eic_probe()
|
| /linux-6.12.1/drivers/thermal/mediatek/ |
| D | auxadc_thermal.c | 312 s32 num_banks; member
486 .num_banks = MT8173_NUM_ZONES,
526 .num_banks = 1,
557 .num_banks = MT8365_NUM_BANKS,
591 .num_banks = 1,
616 .num_banks = MT7622_NUM_ZONES,
651 .num_banks = MT8183_NUM_ZONES,
676 .num_banks = MT7986_NUM_ZONES,
854 for (i = 0; i < mt->conf->num_banks; i++) { in mtk_read_temp()
1284 for (i = 0; i < mt->conf->num_banks; i++) in mtk_thermal_probe()
|
| /linux-6.12.1/drivers/soc/qcom/ |
| D | ocmem.c | 298 int i, j, ret, num_banks; in ocmem_dev_probe() local
366 num_banks = ocmem->num_ports / 2; in ocmem_dev_probe()
367 region_size = ocmem->config->macro_size * num_banks; in ocmem_dev_probe()
383 if (WARN_ON(num_banks > ARRAY_SIZE(region->macro_state))) { in ocmem_dev_probe()
389 region->num_macros = num_banks; in ocmem_dev_probe()
|
| D | llcc-qcom.c | 1041 max_cap_cacheline = max_cap_cacheline / drv_data->num_banks; in _qcom_llcc_cfg_program()
1242 u32 num_banks; in qcom_llcc_probe() local
1280 ret = regmap_read(regmap, cfg->reg_offset[LLCC_COMMON_STATUS0], &num_banks); in qcom_llcc_probe()
1284 num_banks &= LLCC_LB_CNT_MASK; in qcom_llcc_probe()
1285 num_banks >>= LLCC_LB_CNT_SHIFT; in qcom_llcc_probe()
1286 drv_data->num_banks = num_banks; in qcom_llcc_probe()
1288 drv_data->regmaps = devm_kcalloc(dev, num_banks, sizeof(*drv_data->regmaps), GFP_KERNEL); in qcom_llcc_probe()
1297 for (i = 1; i < num_banks; i++) { in qcom_llcc_probe()
|
| /linux-6.12.1/drivers/leds/ |
| D | leds-lm3697.c | 90 int num_banks; member
92 struct lm3697_led leds[] __counted_by(num_banks);
193 for (i = 0; i < priv->num_banks; i++) { in lm3697_init()
324 led->num_banks = count; in lm3697_probe()
|
| /linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_socbb.h | 68 uint32_t num_banks; member
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn10/ |
| D | dcn10_fpu.c | 119 .num_banks = 8,
|
| /linux-6.12.1/drivers/crypto/intel/qat/qat_dh895xccvf/ |
| D | adf_dh895xccvf_hw_data.c | 66 hw_data->num_banks = ADF_DH895XCCIOV_ETR_MAX_BANKS; in adf_init_hw_data_dh895xcciov()
|
| /linux-6.12.1/drivers/crypto/intel/qat/qat_c62xvf/ |
| D | adf_c62xvf_hw_data.c | 66 hw_data->num_banks = ADF_C62XIOV_ETR_MAX_BANKS; in adf_init_hw_data_c62xiov()
|
| /linux-6.12.1/drivers/crypto/intel/qat/qat_c3xxxvf/ |
| D | adf_c3xxxvf_hw_data.c | 66 hw_data->num_banks = ADF_C3XXXIOV_ETR_MAX_BANKS; in adf_init_hw_data_c3xxxiov()
|
| /linux-6.12.1/include/linux/soc/qcom/ |
| D | llcc-qcom.h | 140 u32 num_banks; member
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/core/ |
| D | dc_debug.c | 143 plane_state->tiling_info.gfx8.num_banks, in pre_surface_trace()
235 update->plane_info->tiling_info.gfx8.num_banks, in update_surface_trace()
|
| /linux-6.12.1/drivers/edac/ |
| D | qcom_edac.c | 297 for (i = 0; i < drv->num_banks; i++) { in llcc_ecc_irq_handler()
353 llcc_driv_data->num_banks, 1, in qcom_llcc_edac_probe()
|
| /linux-6.12.1/drivers/pinctrl/meson/ |
| D | pinctrl-meson.h | 119 unsigned int num_banks; member
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| D | amdgpu_dm_plane.c | 184 unsigned int bankw, bankh, mtaspect, tile_split, num_banks; in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags() local
190 num_banks = AMDGPU_TILING_GET(tiling_flags, NUM_BANKS); in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
193 tiling_info->gfx8.num_banks = num_banks; in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
217 tiling_info->gfx9.num_banks = in amdgpu_dm_plane_fill_gfx9_tiling_info_from_device()
218 adev->gfx.config.gb_addr_config_fields.num_banks; in amdgpu_dm_plane_fill_gfx9_tiling_info_from_device()
254 tiling_info->gfx9.num_banks = 1u << mod_bank_xor_bits; in amdgpu_dm_plane_fill_gfx9_tiling_info_from_modifier()
452 ilog2(adev->gfx.config.gb_addr_config_fields.num_banks)); in amdgpu_dm_plane_add_gfx9_modifiers()
|
| /linux-6.12.1/drivers/crypto/intel/qat/qat_c3xxx/ |
| D | adf_c3xxx_hw_data.c | 120 hw_data->num_banks = ADF_C3XXX_ETR_MAX_BANKS; in adf_init_hw_data_c3xxx()
|