| /linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ |
| D | umc_v8_10.c | 71 uint32_t node_inst, in get_umc_v8_10_reg_offset() argument
76 UMC_8_NODE_DIST * node_inst; in get_umc_v8_10_reg_offset()
80 uint32_t node_inst, uint32_t umc_inst, in umc_v8_10_clear_error_count_per_channel() argument
85 get_umc_v8_10_reg_offset(adev, node_inst, umc_inst, ch_inst); in umc_v8_10_clear_error_count_per_channel()
144 uint32_t node_inst, uint32_t umc_inst, in umc_v8_10_query_ecc_error_count() argument
149 get_umc_v8_10_reg_offset(adev, node_inst, umc_inst, ch_inst); in umc_v8_10_query_ecc_error_count()
208 uint32_t node_inst, uint64_t mc_umc_status) in umc_v8_10_convert_error_address() argument
216 adev->umc.channel_idx_tbl[node_inst * adev->umc.umc_inst_num * in umc_v8_10_convert_error_address()
245 uint32_t node_inst, uint32_t umc_inst, in umc_v8_10_query_error_address() argument
253 get_umc_v8_10_reg_offset(adev, node_inst, umc_inst, ch_inst); in umc_v8_10_query_error_address()
[all …]
|
| D | umc_v12_0.c | 35 uint32_t node_inst, in get_umc_v12_0_reg_offset() argument
40 uint64_t cross_node_offset = (node_inst == 0) ? 0 : UMC_V12_0_CROSS_NODE_OFFSET; in get_umc_v12_0_reg_offset()
46 UMC_V12_0_NODE_DIST * node_inst + cross_node_offset; in get_umc_v12_0_reg_offset()
50 uint32_t node_inst, uint32_t umc_inst, in umc_v12_0_reset_error_count_per_channel() argument
55 get_umc_v12_0_reg_offset(adev, node_inst, umc_inst, ch_inst); in umc_v12_0_reset_error_count_per_channel()
137 uint32_t node_inst, uint32_t umc_inst, in umc_v12_0_query_error_count() argument
147 .die_id = node_inst, in umc_v12_0_query_error_count()
151 get_umc_v12_0_reg_offset(adev, node_inst, umc_inst, ch_inst); in umc_v12_0_query_error_count()
311 addr_in.ma.node_inst = node; in umc_v12_0_convert_mca_to_addr()
329 uint32_t node_inst, uint32_t umc_inst, in umc_v12_0_query_error_address() argument
[all …]
|
| D | amdgpu_umc.h | 49 #define LOOP_UMC_NODE_INST(node_inst) \ argument
50 for_each_set_bit((node_inst), &(adev->umc.active_mask), adev->umc.node_inst_num)
52 #define LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) \ argument
53 LOOP_UMC_NODE_INST((node_inst)) LOOP_UMC_INST_AND_CH((umc_inst), (ch_inst))
58 typedef int (*umc_func)(struct amdgpu_device *adev, uint32_t node_inst,
|
| D | umc_v6_7.c | 164 uint32_t node_inst, uint32_t umc_inst, in umc_v6_7_ecc_info_querry_ecc_error_count() argument
223 uint32_t node_inst, uint32_t umc_inst, in umc_v6_7_ecc_info_query_error_address() argument
362 uint32_t node_inst, uint32_t umc_inst, in umc_v6_7_reset_error_count_per_channel() argument
413 uint32_t node_inst, uint32_t umc_inst, in umc_v6_7_query_ecc_error_count() argument
442 uint32_t node_inst, uint32_t umc_inst, in umc_v6_7_query_error_address() argument
|
| D | amdgpu_umc.c | 389 uint32_t node_inst = 0; in amdgpu_umc_loop_channels() local
395 LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) { in amdgpu_umc_loop_channels()
396 ret = func(adev, node_inst, umc_inst, ch_inst, data); in amdgpu_umc_loop_channels()
399 node_inst, umc_inst, ch_inst, ret); in amdgpu_umc_loop_channels()
|
| D | ta_ras_if.h | 148 uint32_t node_inst; member
|