Home
last modified time | relevance | path

Searched refs:mmVM_INVALIDATE_REQUEST (Results 1 – 15 of 15) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dgmc_v7_0.c438 WREG32(mmVM_INVALIDATE_REQUEST, mask); in gmc_v7_0_flush_gpu_tlb_pasid()
463 WREG32(mmVM_INVALIDATE_REQUEST, 1 << vmid); in gmc_v7_0_flush_gpu_tlb()
478 amdgpu_ring_emit_wreg(ring, mmVM_INVALIDATE_REQUEST, 1 << vmid); in gmc_v7_0_emit_flush_gpu_tlb()
Dgmc_v6_0.c345 WREG32(mmVM_INVALIDATE_REQUEST, 1 << vmid); in gmc_v6_0_flush_gpu_tlb()
361 amdgpu_ring_emit_wreg(ring, mmVM_INVALIDATE_REQUEST, 1 << vmid); in gmc_v6_0_emit_flush_gpu_tlb()
Dgmc_v8_0.c629 WREG32(mmVM_INVALIDATE_REQUEST, mask); in gmc_v8_0_flush_gpu_tlb_pasid()
654 WREG32(mmVM_INVALIDATE_REQUEST, 1 << vmid); in gmc_v8_0_flush_gpu_tlb()
669 amdgpu_ring_emit_wreg(ring, mmVM_INVALIDATE_REQUEST, 1 << vmid); in gmc_v8_0_emit_flush_gpu_tlb()
Dsdma_v2_4.c793 amdgpu_ring_write(ring, mmVM_INVALIDATE_REQUEST << 2); in sdma_v2_4_ring_emit_vm_flush()
Dcik_sdma.c857 amdgpu_ring_write(ring, mmVM_INVALIDATE_REQUEST << 2); in cik_sdma_ring_emit_vm_flush()
Dsdma_v3_0.c1066 amdgpu_ring_write(ring, mmVM_INVALIDATE_REQUEST << 2); in sdma_v3_0_ring_emit_vm_flush()
Duvd_v6_0.c1082 amdgpu_ring_write(ring, mmVM_INVALIDATE_REQUEST << 2); in uvd_v6_0_ring_emit_vm_flush()
Dgfx_v6_0.c2300 amdgpu_ring_write(ring, mmVM_INVALIDATE_REQUEST); in gfx_v6_0_ring_emit_vm_flush()
Dgfx_v7_0.c3150 amdgpu_ring_write(ring, mmVM_INVALIDATE_REQUEST); in gfx_v7_0_ring_emit_vm_flush()
Dgfx_v8_0.c6215 amdgpu_ring_write(ring, mmVM_INVALIDATE_REQUEST); in gfx_v8_0_ring_emit_vm_flush()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_7_0_d.h559 #define mmVM_INVALIDATE_REQUEST 0x51e macro
Dgmc_8_2_d.h617 #define mmVM_INVALIDATE_REQUEST 0x51e macro
Dgmc_6_0_d.h1252 #define mmVM_INVALIDATE_REQUEST 0x051E macro
Dgmc_7_1_d.h592 #define mmVM_INVALIDATE_REQUEST 0x51e macro
Dgmc_8_1_d.h615 #define mmVM_INVALIDATE_REQUEST 0x51e macro