Home
last modified time | relevance | path

Searched refs:mmVGT_CACHE_INVALIDATION (Results 1 – 13 of 13) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h1648 #define mmVGT_CACHE_INVALIDATION 0x2231 macro
Dgfx_7_2_d.h2366 #define mmVGT_CACHE_INVALIDATION 0x2231 macro
Dgfx_7_0_d.h2342 #define mmVGT_CACHE_INVALIDATION 0x2231 macro
Dgfx_8_0_d.h2606 #define mmVGT_CACHE_INVALIDATION 0x2231 macro
Dgfx_8_1_d.h2585 #define mmVGT_CACHE_INVALIDATION 0x2231 macro
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_0.c666 SOC15_REG_GOLDEN_VALUE(GC, 0, mmVGT_CACHE_INVALIDATION, 0x3fff3af3, 0x19200000),
730 SOC15_REG_GOLDEN_VALUE(GC, 0, mmVGT_CACHE_INVALIDATION, 0x3fff3af3, 0x19200000),
811 SOC15_REG_GOLDEN_VALUE(GC, 0, mmVGT_CACHE_INVALIDATION, 0x3fff3af3, 0x19200000),
Dgfx_v6_0.c1741 WREG32(mmVGT_CACHE_INVALIDATION, in gfx_v6_0_constants_init()
Dgfx_v7_0.c1991 WREG32(mmVGT_CACHE_INVALIDATION, in gfx_v7_0_constants_init()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h279 #define mmVGT_CACHE_INVALIDATION macro
Dgc_9_1_offset.h277 #define mmVGT_CACHE_INVALIDATION macro
Dgc_9_2_1_offset.h271 #define mmVGT_CACHE_INVALIDATION macro
Dgc_10_1_0_offset.h2285 #define mmVGT_CACHE_INVALIDATION macro
Dgc_10_3_0_offset.h2360 #define mmVGT_CACHE_INVALIDATION macro