Home
last modified time | relevance | path

Searched refs:mmVCE_LMI_CACHE_CTRL (Results 1 – 7 of 7) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/vce/
Dvce_1_0_d.h28 #define mmVCE_LMI_CACHE_CTRL 0x83BD macro
Dvce_2_0_d.h66 #define mmVCE_LMI_CACHE_CTRL 0x853d macro
Dvce_3_0_d.h71 #define mmVCE_LMI_CACHE_CTRL 0x85bd macro
Dvce_4_0_offset.h144 #define mmVCE_LMI_CACHE_CTRL macro
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dvce_v2_0.c178 WREG32_P(mmVCE_LMI_CACHE_CTRL, 0x0, ~0x1); in vce_v2_0_mc_resume()
Dvce_v4_0.c243 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(VCE, 0, mmVCE_LMI_CACHE_CTRL), ~0x1, 0); in vce_v4_0_sriov_start()
641 WREG32_P(SOC15_REG_OFFSET(VCE, 0, mmVCE_LMI_CACHE_CTRL), 0x0, ~0x1); in vce_v4_0_mc_resume()
Dvce_v3_0.c560 WREG32_P(mmVCE_LMI_CACHE_CTRL, 0x0, ~0x1); in vce_v3_0_mc_resume()