| /linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_4_0_d.h | 91 #define mmUVD_VCPU_CACHE_SIZE0 0x3D37 macro
|
| D | uvd_4_2_d.h | 61 #define mmUVD_VCPU_CACHE_SIZE0 0x3d83 macro
|
| D | uvd_3_1_d.h | 63 #define mmUVD_VCPU_CACHE_SIZE0 0x3d83 macro
|
| D | uvd_5_0_d.h | 67 #define mmUVD_VCPU_CACHE_SIZE0 0x3d83 macro
|
| D | uvd_6_0_d.h | 83 #define mmUVD_VCPU_CACHE_SIZE0 0x3d83 macro
|
| D | uvd_7_0_offset.h | 180 #define mmUVD_VCPU_CACHE_SIZE0 … macro
|
| /linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_offset.h | 366 #define mmUVD_VCPU_CACHE_SIZE0 … macro
|
| D | vcn_2_5_offset.h | 687 #define mmUVD_VCPU_CACHE_SIZE0 … macro
|
| D | vcn_2_0_0_offset.h | 616 #define mmUVD_VCPU_CACHE_SIZE0 … macro
|
| D | vcn_3_0_0_offset.h | 1063 #define mmUVD_VCPU_CACHE_SIZE0 … macro
|
| /linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ |
| D | vcn_v2_0.c | 401 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE0, size); in vcn_v2_0_mc_resume()
471 UVD, 0, mmUVD_VCPU_CACHE_SIZE0), size, 0, indirect); in vcn_v2_0_mc_resume_dpg_mode()
474 UVD, 0, mmUVD_VCPU_CACHE_SIZE0), 0, 0, indirect); in vcn_v2_0_mc_resume_dpg_mode()
1958 SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE0), in vcn_v2_0_start_sriov()
|
| D | vcn_v2_5.c | 488 WREG32_SOC15(VCN, i, mmUVD_VCPU_CACHE_SIZE0, size); in vcn_v2_5_mc_resume()
557 VCN, 0, mmUVD_VCPU_CACHE_SIZE0), size, 0, indirect); in vcn_v2_5_mc_resume_dpg_mode()
560 VCN, 0, mmUVD_VCPU_CACHE_SIZE0), 0, 0, indirect); in vcn_v2_5_mc_resume_dpg_mode()
1320 SOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CACHE_SIZE0), in vcn_v2_5_sriov_start()
|
| D | vcn_v3_0.c | 515 WREG32_SOC15(VCN, inst, mmUVD_VCPU_CACHE_SIZE0, size); in vcn_v3_0_mc_resume()
583 VCN, inst_idx, mmUVD_VCPU_CACHE_SIZE0), size, 0, indirect); in vcn_v3_0_mc_resume_dpg_mode()
586 VCN, inst_idx, mmUVD_VCPU_CACHE_SIZE0), 0, 0, indirect); in vcn_v3_0_mc_resume_dpg_mode()
1405 mmUVD_VCPU_CACHE_SIZE0), in vcn_v3_0_start_sriov()
|
| D | uvd_v3_1.c | 249 WREG32(mmUVD_VCPU_CACHE_SIZE0, size); in uvd_v3_1_mc_resume()
|
| D | uvd_v4_2.c | 583 WREG32(mmUVD_VCPU_CACHE_SIZE0, size); in uvd_v4_2_mc_resume()
|
| D | uvd_v5_0.c | 295 WREG32(mmUVD_VCPU_CACHE_SIZE0, size); in uvd_v5_0_mc_resume()
|
| D | uvd_v7_0.c | 703 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE0, size); in uvd_v7_0_mc_resume()
846 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE0), size); in uvd_v7_0_sriov_start()
|
| D | vcn_v1_0.c | 369 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE0, size); in vcn_v1_0_mc_resume_spg_mode()
439 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CACHE_SIZE0, size, 0xFFFFFFFF, 0); in vcn_v1_0_mc_resume_dpg_mode()
|
| D | uvd_v6_0.c | 619 WREG32(mmUVD_VCPU_CACHE_SIZE0, size); in uvd_v6_0_mc_resume()
|