Home
last modified time | relevance | path

Searched refs:mmUVD_RBC_IB_SIZE (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_0_d.h67 #define mmUVD_RBC_IB_SIZE 0x3DA2 macro
Duvd_4_2_d.h69 #define mmUVD_RBC_IB_SIZE 0x3da2 macro
Duvd_3_1_d.h71 #define mmUVD_RBC_IB_SIZE 0x3da2 macro
Duvd_5_0_d.h75 #define mmUVD_RBC_IB_SIZE 0x3da2 macro
Duvd_6_0_d.h91 #define mmUVD_RBC_IB_SIZE 0x3da2 macro
Duvd_7_0_offset.h196 #define mmUVD_RBC_IB_SIZE macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h382 #define mmUVD_RBC_IB_SIZE macro
Dvcn_2_5_offset.h781 #define mmUVD_RBC_IB_SIZE macro
Dvcn_2_0_0_offset.h676 #define mmUVD_RBC_IB_SIZE macro
Dvcn_3_0_0_offset.h1165 #define mmUVD_RBC_IB_SIZE macro
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Duvd_v3_1.c96 amdgpu_ring_write(ring, PACKET0(mmUVD_RBC_IB_SIZE, 0)); in uvd_v3_1_ring_emit_ib()
Duvd_v4_2.c551 amdgpu_ring_write(ring, PACKET0(mmUVD_RBC_IB_SIZE, 0)); in uvd_v4_2_ring_emit_ib()
Duvd_v5_0.c568 amdgpu_ring_write(ring, PACKET0(mmUVD_RBC_IB_SIZE, 0)); in uvd_v5_0_ring_emit_ib()
Duvd_v6_0.c1037 amdgpu_ring_write(ring, PACKET0(mmUVD_RBC_IB_SIZE, 0)); in uvd_v6_0_ring_emit_ib()
Duvd_v7_0.c1339 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_RBC_IB_SIZE), 0)); in uvd_v7_0_ring_emit_ib()
Dvcn_v1_0.c1567 PACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_RBC_IB_SIZE), 0)); in vcn_v1_0_dec_ring_emit_ib()