Home
last modified time | relevance | path

Searched refs:mmUVD_LMI_STATUS (Results 1 – 15 of 15) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_0_d.h50 #define mmUVD_LMI_STATUS 0x3D67 macro
Duvd_4_2_d.h50 #define mmUVD_LMI_STATUS 0x3d67 macro
Duvd_3_1_d.h52 #define mmUVD_LMI_STATUS 0x3d67 macro
Duvd_5_0_d.h56 #define mmUVD_LMI_STATUS 0x3d67 macro
Duvd_6_0_d.h72 #define mmUVD_LMI_STATUS 0x3d67 macro
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Duvd_v3_1.c467 status = RREG32(mmUVD_LMI_STATUS); in uvd_v3_1_stop()
481 status = RREG32(mmUVD_LMI_STATUS); in uvd_v3_1_stop()
Duvd_v4_2.c430 status = RREG32(mmUVD_LMI_STATUS); in uvd_v4_2_stop()
444 status = RREG32(mmUVD_LMI_STATUS); in uvd_v4_2_stop()
Dvcn_v1_0.c1171 SOC15_WAIT_ON_RREG(UVD, 0, mmUVD_LMI_STATUS, tmp, tmp); in vcn_v1_0_stop_spg_mode()
1180 SOC15_WAIT_ON_RREG(UVD, 0, mmUVD_LMI_STATUS, tmp, tmp); in vcn_v1_0_stop_spg_mode()
Dvcn_v2_0.c1198 r = SOC15_WAIT_ON_RREG(VCN, 0, mmUVD_LMI_STATUS, tmp, tmp); in vcn_v2_0_stop()
1209 r = SOC15_WAIT_ON_RREG(VCN, 0, mmUVD_LMI_STATUS, tmp, tmp); in vcn_v2_0_stop()
Dvcn_v2_5.c1450 r = SOC15_WAIT_ON_RREG(VCN, i, mmUVD_LMI_STATUS, tmp, tmp); in vcn_v2_5_stop()
1461 r = SOC15_WAIT_ON_RREG(VCN, i, mmUVD_LMI_STATUS, tmp, tmp); in vcn_v2_5_stop()
Dvcn_v3_0.c1591 r = SOC15_WAIT_ON_RREG(VCN, i, mmUVD_LMI_STATUS, tmp, tmp); in vcn_v3_0_stop()
1601 r = SOC15_WAIT_ON_RREG(VCN, i, mmUVD_LMI_STATUS, tmp, tmp); in vcn_v3_0_stop()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h338 #define mmUVD_LMI_STATUS macro
Dvcn_2_5_offset.h961 #define mmUVD_LMI_STATUS macro
Dvcn_2_0_0_offset.h564 #define mmUVD_LMI_STATUS macro
Dvcn_3_0_0_offset.h1475 #define mmUVD_LMI_STATUS macro