Home
last modified time | relevance | path

Searched refs:mmTHM_THERMAL_INT_CTRL (Results 1 – 7 of 7) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega12_thermal.c189 val = RREG32_SOC15(THM, 0, mmTHM_THERMAL_INT_CTRL); in vega12_thermal_set_temperature_range()
199 WREG32_SOC15(THM, 0, mmTHM_THERMAL_INT_CTRL, val); in vega12_thermal_set_temperature_range()
Dvega20_thermal.c260 val = RREG32_SOC15(THM, 0, mmTHM_THERMAL_INT_CTRL); in vega20_thermal_set_temperature_range()
270 WREG32_SOC15(THM, 0, mmTHM_THERMAL_INT_CTRL, val); in vega20_thermal_set_temperature_range()
Dvega10_thermal.c389 val = RREG32_SOC15(THM, 0, mmTHM_THERMAL_INT_CTRL); in vega10_thermal_set_temperature_range()
399 WREG32_SOC15(THM, 0, mmTHM_THERMAL_INT_CTRL, val); in vega10_thermal_set_temperature_range()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/thm/
Dthm_11_0_2_offset.h46 #define mmTHM_THERMAL_INT_CTRL macro
Dthm_10_0_offset.h40 #define mmTHM_THERMAL_INT_CTRL macro
Dthm_9_0_offset.h48 #define mmTHM_THERMAL_INT_CTRL macro
/linux-6.12.1/drivers/gpu/drm/amd/pm/swsmu/smu11/
Dsmu_v11_0.c1337 val = RREG32_SOC15(THM, 0, mmTHM_THERMAL_INT_CTRL); in smu_v11_0_set_irq_state()
1340 WREG32_SOC15(THM, 0, mmTHM_THERMAL_INT_CTRL, val); in smu_v11_0_set_irq_state()
1357 val = RREG32_SOC15(THM, 0, mmTHM_THERMAL_INT_CTRL); in smu_v11_0_set_irq_state()
1365 WREG32_SOC15(THM, 0, mmTHM_THERMAL_INT_CTRL, val); in smu_v11_0_set_irq_state()