Searched refs:mmRLC_GPM_SCRATCH_DATA (Results 1 – 12 of 12) sorted by relevance
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ |
D | gfx_v7_0.c | 3795 WREG32(mmRLC_GPM_SCRATCH_DATA, upper_32_bits(adev->gfx.rlc.clear_state_gpu_addr)); in gfx_v7_0_init_gfx_cgpg() 3796 WREG32(mmRLC_GPM_SCRATCH_DATA, lower_32_bits(adev->gfx.rlc.clear_state_gpu_addr)); in gfx_v7_0_init_gfx_cgpg() 3797 WREG32(mmRLC_GPM_SCRATCH_DATA, adev->gfx.rlc.clear_state_size); in gfx_v7_0_init_gfx_cgpg() 3801 WREG32(mmRLC_GPM_SCRATCH_DATA, 0); in gfx_v7_0_init_gfx_cgpg() 3806 WREG32(mmRLC_GPM_SCRATCH_DATA, adev->gfx.rlc.reg_list[i]); in gfx_v7_0_init_gfx_cgpg()
|
D | gfx_v9_0.c | 2806 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_DATA), in gfx_v9_1_init_rlc_save_restore_list() 2812 WREG32_SOC15(GC, 0, mmRLC_GPM_SCRATCH_DATA, register_list_format[i++]); in gfx_v9_1_init_rlc_save_restore_list() 2816 WREG32_SOC15(GC, 0, mmRLC_GPM_SCRATCH_DATA, register_list_format[i++]); in gfx_v9_1_init_rlc_save_restore_list() 2817 WREG32_SOC15(GC, 0, mmRLC_GPM_SCRATCH_DATA, register_list_format[i++]); in gfx_v9_1_init_rlc_save_restore_list() 2821 WREG32_SOC15(GC, 0, mmRLC_GPM_SCRATCH_DATA, j); in gfx_v9_1_init_rlc_save_restore_list() 2836 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_DATA), list_size); in gfx_v9_1_init_rlc_save_restore_list() 2842 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_DATA), in gfx_v9_1_init_rlc_save_restore_list()
|
D | gfx_v8_0.c | 3959 WREG32(mmRLC_GPM_SCRATCH_DATA, register_list_format[i]); in gfx_v8_0_init_save_restore_list() 3964 WREG32(mmRLC_GPM_SCRATCH_DATA, list_size); in gfx_v8_0_init_save_restore_list() 3970 WREG32(mmRLC_GPM_SCRATCH_DATA, in gfx_v8_0_init_save_restore_list()
|
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gca/ |
D | gfx_7_2_d.h | 1330 #define mmRLC_GPM_SCRATCH_DATA 0x312d macro
|
D | gfx_7_0_d.h | 1317 #define mmRLC_GPM_SCRATCH_DATA 0x312d macro
|
D | gfx_8_0_d.h | 1430 #define mmRLC_GPM_SCRATCH_DATA 0xec6d macro
|
D | gfx_8_1_d.h | 1427 #define mmRLC_GPM_SCRATCH_DATA 0xec6d macro
|
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/ |
D | gc_9_0_offset.h | 6111 #define mmRLC_GPM_SCRATCH_DATA … macro
|
D | gc_9_1_offset.h | 6333 #define mmRLC_GPM_SCRATCH_DATA … macro
|
D | gc_9_2_1_offset.h | 6311 #define mmRLC_GPM_SCRATCH_DATA … macro
|
D | gc_10_1_0_offset.h | 10495 #define mmRLC_GPM_SCRATCH_DATA … macro
|
D | gc_10_3_0_offset.h | 10215 #define mmRLC_GPM_SCRATCH_DATA … macro
|