/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ |
D | mxgpu_vi.c | 83 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c, 214 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c, 244 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
|
D | si.c | 538 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f, 637 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f, 735 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f, 815 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f, 895 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f,
|
D | gfx_v8_0.c | 206 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c, 304 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c, 318 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c, 349 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c, 381 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c, 423 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c, 467 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c, 481 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c, 568 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c, 578 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c, [all …]
|
D | gfx_v7_0.c | 3426 tmp = RREG32(mmRLC_CGCG_CGLS_CTRL) & 0xfffffffc; in gfx_v7_0_rlc_resume() 3427 WREG32(mmRLC_CGCG_CGLS_CTRL, tmp); in gfx_v7_0_rlc_resume() 3485 orig = data = RREG32(mmRLC_CGCG_CGLS_CTRL); in gfx_v7_0_enable_cgcg() 3506 WREG32(mmRLC_CGCG_CGLS_CTRL, data); in gfx_v7_0_enable_cgcg() 3518 WREG32(mmRLC_CGCG_CGLS_CTRL, data); in gfx_v7_0_enable_cgcg()
|
D | gfx_v9_0.c | 3145 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, 0); in gfx_v9_0_rlc_resume() 5063 def = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v9_0_update_coarse_grain_clock_gating() 5075 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v9_0_update_coarse_grain_clock_gating() 5084 def = data = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v9_0_update_coarse_grain_clock_gating() 5089 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v9_0_update_coarse_grain_clock_gating() 5279 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_CGCG_CGLS_CTRL)); in gfx_v9_0_get_clockgating_state()
|
D | gfx_v6_0.c | 2529 orig = data = RREG32(mmRLC_CGCG_CGLS_CTRL); in gfx_v6_0_enable_cgcg() 2560 WREG32(mmRLC_CGCG_CGLS_CTRL, data); in gfx_v6_0_enable_cgcg()
|
D | gfx_v10_0.c | 5430 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, 0); in gfx_v10_0_rlc_resume() 7973 def = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v10_0_update_coarse_grain_clock_gating() 7985 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v10_0_update_coarse_grain_clock_gating() 7994 def = data = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v10_0_update_coarse_grain_clock_gating() 8005 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v10_0_update_coarse_grain_clock_gating() 8405 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_CGCG_CGLS_CTRL)); in gfx_v10_0_get_clockgating_state()
|
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gca/ |
D | gfx_6_0_d.h | 1133 #define mmRLC_CGCG_CGLS_CTRL 0x3101 macro
|
D | gfx_7_2_d.h | 1294 #define mmRLC_CGCG_CGLS_CTRL 0x3109 macro
|
D | gfx_7_0_d.h | 1281 #define mmRLC_CGCG_CGLS_CTRL 0x3109 macro
|
D | gfx_8_0_d.h | 1392 #define mmRLC_CGCG_CGLS_CTRL 0xec49 macro
|
D | gfx_8_1_d.h | 1394 #define mmRLC_CGCG_CGLS_CTRL 0xec49 macro
|
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/ |
D | gc_9_0_offset.h | 6045 #define mmRLC_CGCG_CGLS_CTRL … macro
|
D | gc_9_1_offset.h | 6267 #define mmRLC_CGCG_CGLS_CTRL … macro
|
D | gc_9_2_1_offset.h | 6243 #define mmRLC_CGCG_CGLS_CTRL … macro
|
D | gc_10_1_0_offset.h | 9393 #define mmRLC_CGCG_CGLS_CTRL … macro
|
D | gc_10_3_0_offset.h | 9215 #define mmRLC_CGCG_CGLS_CTRL … macro
|