Home
last modified time | relevance | path

Searched refs:mmPA_SC_ENHANCE (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dmxgpu_vi.c105 mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
241 mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
Dgfx_v8_0.c203 mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
314 mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
345 mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
377 mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
421 mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
477 mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
576 mmPA_SC_ENHANCE, 0xffffffff, 0x00000001,
682 mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
Dsoc15.c471 reg == SOC15_REG_OFFSET(GC, 0, mmPA_SC_ENHANCE) || in soc15_program_register_sequence()
Dgfx_v9_0.c655 SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x00000001),
720 SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x00000001),
779 SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x00000001),
800 SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x00000001),
Dgfx_v10_0.c482 SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x08000009),
1583 SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x08000009),
1628 SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x08000009),
3579 SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x08000009, 0x08000009),
Dgfx_v7_0.c2000 WREG32(mmPA_SC_ENHANCE, PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER_MASK); in gfx_v7_0_constants_init()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h967 #define mmPA_SC_ENHANCE 0x22FC macro
Dgfx_7_2_d.h1106 #define mmPA_SC_ENHANCE 0x22fc macro
Dgfx_7_0_d.h1093 #define mmPA_SC_ENHANCE 0x22fc macro
Dgfx_8_0_d.h1188 #define mmPA_SC_ENHANCE 0x22fc macro
Dgfx_8_1_d.h1189 #define mmPA_SC_ENHANCE 0x22fc macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h381 #define mmPA_SC_ENHANCE macro
Dgc_9_1_offset.h375 #define mmPA_SC_ENHANCE macro
Dgc_9_2_1_offset.h371 #define mmPA_SC_ENHANCE macro
Dgc_10_1_0_offset.h2415 #define mmPA_SC_ENHANCE macro
Dgc_10_3_0_offset.h2504 #define mmPA_SC_ENHANCE macro