Home
last modified time | relevance | path

Searched refs:mmOTG1_OTG_BLANK_CONTROL_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_offset.h4954 #define mmOTG1_OTG_BLANK_CONTROL_BASE_IDX macro
Ddcn_1_0_offset.h6540 #define mmOTG1_OTG_BLANK_CONTROL_BASE_IDX macro
Ddcn_2_1_0_offset.h8196 #define mmOTG1_OTG_BLANK_CONTROL_BASE_IDX macro
Ddcn_2_0_0_offset.h9227 #define mmOTG1_OTG_BLANK_CONTROL_BASE_IDX macro
Ddcn_3_0_0_offset.h8954 #define mmOTG1_OTG_BLANK_CONTROL_BASE_IDX macro