Home
last modified time | relevance | path

Searched refs:mmMC_VM_MX_L1_TLB_CNTL (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dgfxhub_v1_0.c159 tmp = RREG32_SOC15(GC, 0, mmMC_VM_MX_L1_TLB_CNTL); in gfxhub_v1_0_init_tlb_regs()
171 WREG32_SOC15_RLC(GC, 0, mmMC_VM_MX_L1_TLB_CNTL, tmp); in gfxhub_v1_0_init_tlb_regs()
357 tmp = RREG32_SOC15(GC, 0, mmMC_VM_MX_L1_TLB_CNTL); in gfxhub_v1_0_gart_disable()
363 WREG32_SOC15_RLC(GC, 0, mmMC_VM_MX_L1_TLB_CNTL, tmp); in gfxhub_v1_0_gart_disable()
Dmmhub_v1_0.c142 tmp = RREG32_SOC15(MMHUB, 0, mmMC_VM_MX_L1_TLB_CNTL); in mmhub_v1_0_init_tlb_regs()
154 WREG32_SOC15(MMHUB, 0, mmMC_VM_MX_L1_TLB_CNTL, tmp); in mmhub_v1_0_init_tlb_regs()
353 tmp = RREG32_SOC15(MMHUB, 0, mmMC_VM_MX_L1_TLB_CNTL); in mmhub_v1_0_gart_disable()
359 WREG32_SOC15(MMHUB, 0, mmMC_VM_MX_L1_TLB_CNTL, tmp); in mmhub_v1_0_gart_disable()
Dgmc_v7_0.c613 tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL); in gmc_v7_0_gart_enable()
619 WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp); in gmc_v7_0_gart_enable()
733 tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL); in gmc_v7_0_gart_disable()
737 WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp); in gmc_v7_0_gart_disable()
Dgmc_v8_0.c828 tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL); in gmc_v8_0_gart_enable()
834 WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp); in gmc_v8_0_gart_enable()
965 tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL); in gmc_v8_0_gart_disable()
969 WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp); in gmc_v8_0_gart_disable()
Dgmc_v6_0.c472 WREG32(mmMC_VM_MX_L1_TLB_CNTL, in gmc_v6_0_gart_enable()
583 WREG32(mmMC_VM_MX_L1_TLB_CNTL, in gmc_v6_0_gart_disable()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_7_0_d.h257 #define mmMC_VM_MX_L1_TLB_CNTL 0x819 macro
Dgmc_8_2_d.h294 #define mmMC_VM_MX_L1_TLB_CNTL 0x819 macro
Dgmc_6_0_d.h1051 #define mmMC_VM_MX_L1_TLB_CNTL 0x0819 macro
Dgmc_7_1_d.h288 #define mmMC_VM_MX_L1_TLB_CNTL 0x819 macro
Dgmc_8_1_d.h297 #define mmMC_VM_MX_L1_TLB_CNTL 0x819 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/mmhub/
Dmmhub_9_3_0_offset.h1970 #define mmMC_VM_MX_L1_TLB_CNTL macro
Dmmhub_1_0_offset.h1946 #define mmMC_VM_MX_L1_TLB_CNTL macro
Dmmhub_9_1_offset.h1978 #define mmMC_VM_MX_L1_TLB_CNTL macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h1698 #define mmMC_VM_MX_L1_TLB_CNTL macro
Dgc_9_1_offset.h1717 #define mmMC_VM_MX_L1_TLB_CNTL macro
Dgc_9_2_1_offset.h1659 #define mmMC_VM_MX_L1_TLB_CNTL macro