Home
last modified time | relevance | path

Searched refs:mmMC_SEQ_WR_CTL_D0_LP (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_6_0_d.h1004 #define mmMC_SEQ_WR_CTL_D0_LP 0x0A9F macro
Dgmc_7_1_d.h818 #define mmMC_SEQ_WR_CTL_D0_LP 0xa9f macro
Dgmc_8_1_d.h922 #define mmMC_SEQ_WR_CTL_D0_LP 0xa9f macro
/linux-6.12.1/drivers/gpu/drm/amd/pm/powerplay/smumgr/
Diceland_smumgr.c2429 *out_reg = mmMC_SEQ_WR_CTL_D0_LP; in iceland_check_s0_mc_reg_index()
2630 …cgs_write_register(hwmgr->device, mmMC_SEQ_WR_CTL_D0_LP, cgs_read_register(hwmgr->device, mmMC_SEQ… in iceland_initialize_mc_reg_table()
Dci_smumgr.c2502 *out_reg = mmMC_SEQ_WR_CTL_D0_LP; in ci_check_s0_mc_reg_index()
2703 …cgs_write_register(hwmgr->device, mmMC_SEQ_WR_CTL_D0_LP, cgs_read_register(hwmgr->device, mmMC_SEQ… in ci_initialize_mc_reg_table()
Dtonga_smumgr.c2891 *out_reg = mmMC_SEQ_WR_CTL_D0_LP; in tonga_check_s0_mc_reg_index()
3107 cgs_write_register(hwmgr->device, mmMC_SEQ_WR_CTL_D0_LP, in tonga_initialize_mc_reg_table()