Searched refs:mmMC_SEQ_RD_CTL_D0_LP (Results 1 – 7 of 7) sorted by relevance
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gmc/ |
D | gmc_6_0_d.h | 929 #define mmMC_SEQ_RD_CTL_D0_LP 0x0AC7 macro
|
D | gmc_7_1_d.h | 816 #define mmMC_SEQ_RD_CTL_D0_LP 0xac7 macro
|
D | gmc_8_1_d.h | 920 #define mmMC_SEQ_RD_CTL_D0_LP 0xac7 macro
|
/linux-6.12.1/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
D | iceland_smumgr.c | 2421 *out_reg = mmMC_SEQ_RD_CTL_D0_LP; in iceland_check_s0_mc_reg_index() 2632 …cgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0_LP, cgs_read_register(hwmgr->device, mmMC_SEQ… in iceland_initialize_mc_reg_table()
|
D | ci_smumgr.c | 2494 *out_reg = mmMC_SEQ_RD_CTL_D0_LP; in ci_check_s0_mc_reg_index() 2705 …cgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0_LP, cgs_read_register(hwmgr->device, mmMC_SEQ… in ci_initialize_mc_reg_table()
|
D | tonga_smumgr.c | 2883 *out_reg = mmMC_SEQ_RD_CTL_D0_LP; in tonga_check_s0_mc_reg_index() 3111 cgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0_LP, in tonga_initialize_mc_reg_table()
|
D | fiji_smumgr.c | 2531 cgs_write_register(hwmgr->device, mmMC_SEQ_RD_CTL_D0_LP, in fiji_initialize_mc_reg_table()
|