Home
last modified time | relevance | path

Searched refs:mmGDS_WR_ADDR (Results 1 – 10 of 10) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h736 #define mmGDS_WR_ADDR 0x25C7 macro
Dgfx_7_2_d.h2190 #define mmGDS_WR_ADDR 0xc405 macro
Dgfx_7_0_d.h2169 #define mmGDS_WR_ADDR 0xc405 macro
Dgfx_8_0_d.h2388 #define mmGDS_WR_ADDR 0xc405 macro
Dgfx_8_1_d.h2367 #define mmGDS_WR_ADDR 0xc405 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h5079 #define mmGDS_WR_ADDR macro
Dgc_9_1_offset.h5309 #define mmGDS_WR_ADDR macro
Dgc_9_2_1_offset.h5267 #define mmGDS_WR_ADDR macro
Dgc_10_1_0_offset.h7599 #define mmGDS_WR_ADDR macro
Dgc_10_3_0_offset.h7230 #define mmGDS_WR_ADDR macro