Home
last modified time | relevance | path

Searched refs:mmGCMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_offset.h3710 #define mmGCMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX macro
Dgc_10_3_0_offset.h3653 #define mmGCMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX macro