Home
last modified time | relevance | path

Searched refs:mmDSCL1_SCL_BLACK_OFFSET_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_offset.h2016 #define mmDSCL1_SCL_BLACK_OFFSET_BASE_IDX … macro
Ddcn_1_0_offset.h4021 #define mmDSCL1_SCL_BLACK_OFFSET_BASE_IDX … macro
Ddcn_2_1_0_offset.h3971 #define mmDSCL1_SCL_BLACK_OFFSET_BASE_IDX … macro
Ddcn_2_0_0_offset.h4909 #define mmDSCL1_SCL_BLACK_OFFSET_BASE_IDX … macro