Home
last modified time | relevance | path

Searched refs:mmDSCL1_DSCL_CONTROL_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_offset.h1990 #define mmDSCL1_DSCL_CONTROL_BASE_IDX … macro
Ddcn_3_0_3_offset.h3246 #define mmDSCL1_DSCL_CONTROL_BASE_IDX … macro
Ddcn_3_0_1_offset.h4057 #define mmDSCL1_DSCL_CONTROL_BASE_IDX … macro
Ddcn_1_0_offset.h3995 #define mmDSCL1_DSCL_CONTROL_BASE_IDX … macro
Ddcn_2_1_0_offset.h3945 #define mmDSCL1_DSCL_CONTROL_BASE_IDX … macro
Ddcn_3_0_2_offset.h4602 #define mmDSCL1_DSCL_CONTROL_BASE_IDX … macro
Ddcn_2_0_0_offset.h4883 #define mmDSCL1_DSCL_CONTROL_BASE_IDX … macro
Ddcn_3_0_0_offset.h4653 #define mmDSCL1_DSCL_CONTROL_BASE_IDX … macro