Home
last modified time | relevance | path

Searched refs:mmDSCC0_DSCC_PPS_CONFIG17_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h5653 #define mmDSCC0_DSCC_PPS_CONFIG17_BASE_IDX … macro
Ddcn_3_0_1_offset.h9641 #define mmDSCC0_DSCC_PPS_CONFIG17_BASE_IDX … macro
Ddcn_2_1_0_offset.h11549 #define mmDSCC0_DSCC_PPS_CONFIG17_BASE_IDX … macro
Ddcn_3_0_2_offset.h11649 #define mmDSCC0_DSCC_PPS_CONFIG17_BASE_IDX … macro
Ddcn_2_0_0_offset.h13679 #define mmDSCC0_DSCC_PPS_CONFIG17_BASE_IDX … macro
Ddcn_3_0_0_offset.h12813 #define mmDSCC0_DSCC_PPS_CONFIG17_BASE_IDX … macro