Home
last modified time | relevance | path

Searched refs:mmDIG4_TMDS_STEREOSYNC_CTL_SEL (Results 1 – 11 of 11) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h2900 #define mmDIG4_TMDS_STEREOSYNC_CTL_SEL 0x487F macro
Ddce_8_0_d.h3428 #define mmDIG4_TMDS_STEREOSYNC_CTL_SEL 0x487f macro
Ddce_10_0_d.h4207 #define mmDIG4_TMDS_STEREOSYNC_CTL_SEL 0x4e6e macro
Ddce_11_0_d.h4142 #define mmDIG4_TMDS_STEREOSYNC_CTL_SEL 0x4e6e macro
Ddce_11_2_d.h5373 #define mmDIG4_TMDS_STEREOSYNC_CTL_SEL 0x4e6e macro
Ddce_12_0_offset.h11308 #define mmDIG4_TMDS_STEREOSYNC_CTL_SEL macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_1_0_offset.h9563 #define mmDIG4_TMDS_STEREOSYNC_CTL_SEL macro
Ddcn_2_1_0_offset.h11139 #define mmDIG4_TMDS_STEREOSYNC_CTL_SEL macro
Ddcn_3_0_2_offset.h10897 #define mmDIG4_TMDS_STEREOSYNC_CTL_SEL macro
Ddcn_2_0_0_offset.h12226 #define mmDIG4_TMDS_STEREOSYNC_CTL_SEL macro
Ddcn_3_0_0_offset.h12041 #define mmDIG4_TMDS_STEREOSYNC_CTL_SEL macro