Home
last modified time | relevance | path

Searched refs:mmDIG1_TMDS_CTL_BITS (Results 1 – 14 of 14) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h2642 #define mmDIG1_TMDS_CTL_BITS 0x1F83 macro
Ddce_8_0_d.h3457 #define mmDIG1_TMDS_CTL_BITS 0x1f83 macro
Ddce_10_0_d.h4236 #define mmDIG1_TMDS_CTL_BITS 0x4b72 macro
Ddce_11_0_d.h4179 #define mmDIG1_TMDS_CTL_BITS 0x4b72 macro
Ddce_11_2_d.h5410 #define mmDIG1_TMDS_CTL_BITS 0x4b72 macro
Ddce_12_0_offset.h10462 #define mmDIG1_TMDS_CTL_BITS macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_offset.h5760 #define mmDIG1_TMDS_CTL_BITS macro
Ddcn_3_0_3_offset.h5280 #define mmDIG1_TMDS_CTL_BITS macro
Ddcn_3_0_1_offset.h8242 #define mmDIG1_TMDS_CTL_BITS macro
Ddcn_1_0_offset.h8639 #define mmDIG1_TMDS_CTL_BITS macro
Ddcn_2_1_0_offset.h10155 #define mmDIG1_TMDS_CTL_BITS macro
Ddcn_3_0_2_offset.h9874 #define mmDIG1_TMDS_CTL_BITS macro
Ddcn_2_0_0_offset.h11248 #define mmDIG1_TMDS_CTL_BITS macro
Ddcn_3_0_0_offset.h11018 #define mmDIG1_TMDS_CTL_BITS macro