Home
last modified time | relevance | path

Searched refs:mmDIG0_TMDS_CONTROL_CHAR (Results 1 – 14 of 14) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h2554 #define mmDIG0_TMDS_CONTROL_CHAR 0x1C7D macro
Ddce_8_0_d.h3408 #define mmDIG0_TMDS_CONTROL_CHAR 0x1c7d macro
Ddce_10_0_d.h4187 #define mmDIG0_TMDS_CONTROL_CHAR 0x4a6c macro
Ddce_11_0_d.h4118 #define mmDIG0_TMDS_CONTROL_CHAR 0x4a6c macro
Ddce_11_2_d.h5349 #define mmDIG0_TMDS_CONTROL_CHAR 0x4a6c macro
Ddce_12_0_offset.h10168 #define mmDIG0_TMDS_CONTROL_CHAR macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_offset.h5430 #define mmDIG0_TMDS_CONTROL_CHAR macro
Ddcn_3_0_3_offset.h4927 #define mmDIG0_TMDS_CONTROL_CHAR macro
Ddcn_3_0_1_offset.h7892 #define mmDIG0_TMDS_CONTROL_CHAR macro
Ddcn_1_0_offset.h8319 #define mmDIG0_TMDS_CONTROL_CHAR macro
Ddcn_2_1_0_offset.h9815 #define mmDIG0_TMDS_CONTROL_CHAR macro
Ddcn_3_0_2_offset.h9521 #define mmDIG0_TMDS_CONTROL_CHAR macro
Ddcn_2_0_0_offset.h10910 #define mmDIG0_TMDS_CONTROL_CHAR macro
Ddcn_3_0_0_offset.h10665 #define mmDIG0_TMDS_CONTROL_CHAR macro