Home
last modified time | relevance | path

Searched refs:mmDC_PINSTRAPS (Results 1 – 23 of 23) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dce120/
Ddce120_resource.c677 reg_val = dm_read_reg_soc15(ctx, mmDC_PINSTRAPS, 0); in read_dce_straps()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn201/
Ddcn201_resource.c843 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn302/
Ddcn302_resource.c933 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn10/
Ddcn10_resource.c817 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn303/
Ddcn303_resource.c879 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn301/
Ddcn301_resource.c937 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn21/
Ddcn21_resource.c1084 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h2465 #define mmDC_PINSTRAPS 0x1917 macro
Ddce_8_0_d.h1279 #define mmDC_PINSTRAPS 0x1917 macro
Ddce_10_0_d.h1566 #define mmDC_PINSTRAPS 0x4818 macro
Ddce_11_0_d.h1391 #define mmDC_PINSTRAPS 0x4818 macro
Ddce_11_2_d.h1471 #define mmDC_PINSTRAPS 0x4818 macro
Ddce_12_0_offset.h1844 #define mmDC_PINSTRAPS macro
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn30/
Ddcn30_resource.c966 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn20/
Ddcn20_resource.c986 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_offset.h5938 #define mmDC_PINSTRAPS macro
Ddcn_3_0_3_offset.h5477 #define mmDC_PINSTRAPS macro
Ddcn_3_0_1_offset.h9124 #define mmDC_PINSTRAPS macro
Ddcn_1_0_offset.h10389 #define mmDC_PINSTRAPS macro
Ddcn_2_1_0_offset.h11349 #define mmDC_PINSTRAPS macro
Ddcn_3_0_2_offset.h11449 #define mmDC_PINSTRAPS macro
Ddcn_2_0_0_offset.h12766 #define mmDC_PINSTRAPS macro
Ddcn_3_0_0_offset.h12605 #define mmDC_PINSTRAPS macro