Home
last modified time | relevance | path

Searched refs:mmCRTC_UPDATE_LOCK (Results 1 – 9 of 9) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Ddce_v6_0.c410 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1); in dce_v6_0_disable_dce()
414 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0); in dce_v6_0_disable_dce()
Ddce_v8_0.c452 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1); in dce_v8_0_disable_dce()
456 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0); in dce_v8_0_disable_dce()
Ddce_v10_0.c494 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1); in dce_v10_0_disable_dce()
498 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0); in dce_v10_0_disable_dce()
Ddce_v11_0.c526 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1); in dce_v11_0_disable_dce()
530 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0); in dce_v11_0_disable_dce()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h1015 #define mmCRTC_UPDATE_LOCK 0x1BB5 macro
Ddce_8_0_d.h508 #define mmCRTC_UPDATE_LOCK 0x1bb5 macro
Ddce_10_0_d.h588 #define mmCRTC_UPDATE_LOCK 0x1bb5 macro
Ddce_11_0_d.h490 #define mmCRTC_UPDATE_LOCK 0x1bb5 macro
Ddce_11_2_d.h497 #define mmCRTC_UPDATE_LOCK 0x1bb5 macro