Home
last modified time | relevance | path

Searched refs:mmCP_RB_WPTR_POLL_ADDR_HI (Results 1 – 13 of 13) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h522 #define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047 macro
Dgfx_7_2_d.h219 #define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047 macro
Dgfx_7_0_d.h219 #define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047 macro
Dgfx_8_0_d.h243 #define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047 macro
Dgfx_8_1_d.h244 #define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047 macro
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dgfx_v10_0.c451 SOC15_REG_ENTRY_STR(GC, 0, mmCP_RB_WPTR_POLL_ADDR_HI)
6386 WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_ADDR_HI, in gfx_v10_0_cp_gfx_resume()
6423 WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_ADDR_HI, in gfx_v10_0_cp_gfx_resume()
Dgfx_v8_0.c4270 WREG32(mmCP_RB_WPTR_POLL_ADDR_HI, upper_32_bits(wptr_gpu_addr)); in gfx_v8_0_cp_gfx_resume()
Dgfx_v9_0.c3356 WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_ADDR_HI, upper_32_bits(wptr_gpu_addr)); in gfx_v9_0_cp_gfx_resume()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2386 #define mmCP_RB_WPTR_POLL_ADDR_HI macro
Dgc_9_1_offset.h2663 #define mmCP_RB_WPTR_POLL_ADDR_HI macro
Dgc_9_2_1_offset.h2601 #define mmCP_RB_WPTR_POLL_ADDR_HI macro
Dgc_10_1_0_offset.h5033 #define mmCP_RB_WPTR_POLL_ADDR_HI macro
Dgc_10_3_0_offset.h4690 #define mmCP_RB_WPTR_POLL_ADDR_HI macro